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Abstract
The still increasing demand of electrical energy and the rising popularity of renewable
energy sources in today's world are two important developments that necessitate the
need for innovative solutions in the eld of power electronics. Parallel operation of con-
verters is one possible method in trying to bridge an increased current demand.
The classical two-level converters, which are the standard in low voltage applications,
are rarely adopted in medium and high voltage applications due to the voltage limits on
power semiconductor devices. That is one reason for the growing popularity of multilevel
converter topologies in medium and high-voltage applications. Although an increase in
the number of voltage levels of a multilevel converter has its advantages, there are also
challenges posed due to the increased number of switching devices. This has resulted in
three-level converters being the most popular compared to converters of higher voltage
levels. In this dissertation, the unied operation of parallel connected three-level con-
verter units as a multilevel converter of higher voltage levels is proposed.
The mathematical basis for operating parallel connected converter units as a single
multilevel converter and the governing equations for such systems are derived. The
analysis and the understanding of these equations are important for assessing practi-
cality of the system and devising appropriate control structures. Parallel operation of
converter units operating as multilevel converter have their own set of challenges, the two
foremost being that of load-sharing and the possibility of circulating and cross currents.
Developing solutions to address these challenges require a thorough understanding of
how these manifest in the proposed system. Algorithms are then developed for tack-
ling these issues. The control structures are designed and the developed algorithms are
implemented. The operation of the system is veried experimentally.
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Zusammenfassung
Die weiterhin steigende Nachfrage nach elektrischer Energie und die zunehmende Ver-
wendung erneuerbarer Energiequellen in der heutigen Welt sind zwei wichtige Entwick-
lungen, die die Notwendigkeit innovativer Losungen im Bereich der Leistungselektronik
erfordern. Der Parallelbetrieb von Stromrichtern ist eine mogliche Methode, um einen
erhohten Strombedarf zu decken.
Der klassische Zweipunkt-Spanungszwischenkreisstromrichter, der bei Niederspannungsan-
wendungen weit verbreitet ist, wird aufgrund der Spannungsgrenzen fur Leistungshal-
bleiterbauelemente zunehmend weniger in Mittel- und Hochspannungsanwendungen einge-
setzt. Die begrenzte Spannungsbelastbarkeit der Leistungshalbleiterbauelemente ist ein
Grund fur die wachsende Beliebtheit von Mehrpunkt-Stromrichtertopologien in Mittel-
und Hochspannungsanwendungen. Obwohl eine Erhohung der Anzahl der Spannungsstufen
eines Mehrpunkt-Stromrichters Vorteile hat, gibt es auch Herausforderungen und Nachteile
aufgrund der erhohten Anzahl von Leistungshalbleitern. Dies hat dazu gefuhrt, dass
der Dreipunkt-Stromrichter die verbreiteste Topologie im Vergleich zu anderen Strom-
richtern mit einer hoheren Anzahl von Spannungsstufen ist. In dieser Dissertation wird
der Betrieb von parallel geschalteten Dreipunkt-Stromrichtereinheiten als ein Mehrpunkt-
Stromrichter mit erhohter Anzahl an Spannungsstufen vorgeschlagen.
Die mathematische Basis fur den Betrieb von parallel geschalteten Stromrichterein-
heiten als ein Mehrpunkt-Stromrichter und die beschreibenden Gleichungen eines solchen
Systems werden abgeleitet. Die Analyse und das Verstandnis dieser Gleichungen sind
wichtig fur die Beurteilung der Praktikabilitat des Systems und die Erarbeitung geeigneter
Regelstrukturen. Der parallele Betrieb von Stromrichtereinheiten hat seine eigenen Her-
ausforderungen, wobei die beiden wichtigsten die Lastverteilung und die Moglichkeit
von Kreis- und Querstromen sind. Die Entwicklung von Losungen zur Bewaltigung
dieser Herausforderungen erfordert ein grundliches Verstandnis dafur, wie sich diese
Phanomene in dem vorgeschlagenen System manifestieren. Algorithmen zur Losung
dieser Probleme werden anschlieend entwickelt. Die Regelstrukturen werden entworfen
und die entworfenen Algorithmen implementiert. Die Funktionsweise des Systems wird
experimentell uberpruft.
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1 Introduction
In today's world, the use of power electronic solutions range from applications of very low
power rating to very high. Some of the current areas of research include semiconductor
device technology, converter technology for power conversion, application specic tech-
nologies, power generation and distribution and motor drives [82]. The increasing energy
demand and requirements of state-of-the-art applications, dwindling non-renewable re-
sources and a general trend towards adoption of greener energy [48], has led to the more
robust and ecient power electronic systems becoming attractive and a viable alter-
native for existing solutions in various applications that now extend from low voltage
systems to medium voltage applications, to high voltage transmission and distribution
systems [18]. Ecient control and conversion of electrical energy by means of power
electronic systems requires robust, reliable and ecient power converters [36].
The development of exible and fast operating controllers means the ability to im-
plement more complex algorithms for controlling power converters is possible [1, 16].
One limiting factor in implementing such algorithms arises due to the constraints on
the switching frequency posed by the semiconductor devices which form the heart of
the power electronic converters. Even with improvements in device technology, the eco-
nomic and nancial considerations play a major role in determining if a power electronic
solution for a problem is feasible on a larger scale [64, 100]. In other words, even if a
device with suitable power rating and desired characteristics may be available, the usage
of the same on a large scale solution might be economically non-viable.
The classical two-level converters are extremely popular in low voltage applications but
their popularity fades in medium and high voltage applications due to the voltage limits
of the power semiconductor devices [100, 85]. Multilevel converters have become more
popular in medium and high voltage applications in the last decades [61]. The main
advantages that multilevel converters oer are [85, 45, 29, 55, 86, 84, 14]
 Generation of output voltages with lower distortion, reduction of voltage step
amplitudes and potentially dv=dt stresses, thereby resulting in reduced electro-
magnetic compatibility issues.
 Reduced common mode voltage generation resulting in reduced stresses in the
motor bearings in drive applications.
 Ability to achieve higher output voltages by a series connection of commutation
cells instead of a series connection of power semiconductors,
1
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 Possibility of a modular and redundant design.
The reduced harmonic distortion and higher power handling capabilities make multilevel
converters a competitive solution for problems in low, medium and high voltage appli-
cations [85, 61]. The improved harmonic spectrum also translates as reduction in lter
volume, weight and costs [45]. Multilevel converters do pose some challenges, the pri-
mary being the requirement for increased number of power semiconductor devices. Each
semiconductor switch demands the use of dedicated gate drive circuits which implies a
higher complexity and reduced reliability [55, 57]. The problem of reduced reliability is
usually solved by smart integration concepts (eg. IGBT 3L-NPC-VSC Phase modules)
or redundancy solutions (eg. ML-SCHB-VSC, MMC).
Series and parallel connection of devices and/or converters also helps to address the issues
posed due to limitations of semiconductor device ratings and operation at higher power
levels. The advantages oered by parallel operation of power converters are [76, 17, 27, 5]
 Increased current and power handling capability,
 Modularity and scalability,
 Redundancy and increased reliability,
 Simpler design of the modular basic converter,
 Production of more standardized components and systems,
 Flexibility in installation.
Parallel operation of converters with phase shifted PWM signals of parallel units poses
interesting prospects in providing solutions for meeting increased current requirements
without compromising on switching frequency and harmonic distortion [50, 80]. Despite
the many advantages that such parallel operation of converters oer, there are a couple
of challenges that have to be addressed - (i) The issue of load sharing and (ii) the control
of circulating currents between the paralleled units [27]. Often the solutions to these
issues result in a control that is more complex and computation intensive.
The ability to combine the advantages oered by multilevel converters and the par-
allel connection of converters could oer interesting prospective solutions for low and
medium-voltage applications. The current work investigates the possibility of operating
parallel connected converters as a multilevel converter. Chapter 2 presents an overview
of the state of the art in multilevel converters and parallel operation of inverters. The
objectives and motivation for the work and an outline of this thesis is given at the end
of that chapter.
2
2 Overview of Multilevel and Parallel
Connected Converters
Multilevel converters have emerged as an important alternative in medium-voltage (MV)
applications to current-source-inverters and two-level converters [85]. The advantages
of reduced switching frequency of semiconductors, reduced harmonic distortion of input
currents and output voltages make them very popular in a wide range of MV high-
power applications [57]. In this section, dierent types of multilevel converters are briey
introduced. A comparative study of the advantages and disadvantages of their various
topologies is also provided. Figure 2.1 gives a classication of commercially available
static self commutated converters according to [15].
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Figure 2.1: Overview of commercially available self-commutated con-
verters according to [15].
The most used multilevel converter is the three-level converter. The level in the term
'multilevel' corresponds to the number of steps present in the midpoint output voltage of
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the converter [73]. Increasing the number of steps decreases the harmonic distortion of
the output voltage but also increases the complexity of the hardware design and control
algorithms. Three of the most popular topologies of multilevel converters are the Neutral
Point Clamped, Flying Capacitor and Cascaded H-Bridge converters.
2.1 Traditional Multilevel Converter Topologies
Neutral Point Clamped Converter is one of the most popular multilevel converter
topologies and its three-level version (Figure 2.2) is prominently used in many medium
voltage applications [35, 42, 65, 112, 12, 98].
The three-level version of the Neutral Point Clamped multilevel converter, denoted as
3L-NPC-VSC, was the rst to be proposed independently by [73] in Japan and [9] in the
US. In this, two capacitors are connected in series across the DC Bus and the additional
level (compared to the 2L-VSC) is the neutral point of the DC Bus. Later research
has led to the development of converters with more levels for a variety of applications
[61, 45, 69, 78, 60, 59, 103]. This converter in a more generic sense is also called as a
Diode-Clamped converter as in case of even number of levels, a single neutral point is
not accessible and instead there are multiple clamped points [25]. In the 3L-NPC-VSC,
the output voltage measured across nodes a and NP has three possible states; Vdc=2, 0,
 Vdc=2. The diodes, D5 and D6 shown in Figure 2.2 are the clamping diodes.
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Figure 2.3: Three-Level Flying Capacitor
Converter.
For all its advantages of small footprint and simple circuit, the diode-clamped multilevel
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converter has some disadvantages too. With the increase in the number of levels, the
number of diodes (of same voltage rating) required increases quadratically which means
that for very high number of levels, this topology becomes impractical. The balancing
of the series connected capacitors for level numbers more than three is a further problem
[86, 49].
Flying Capacitor Converter also known as the Capacitor Clamped Converter in-
volves the series connection of capacitor clamped switching cells [70]. Figure 2.3 shows
a three-level capacitor clamped converter. CF1, the clamping capacitor has a nominal
voltage of Vdc=2. In this topology, the zero voltage level has redundant switching states.
Proper selection of this zero voltage switching state can be used to balance the charge
of CF1. In general, the capacitor clamped converter oers more exibility in terms of
redundant switching states for synthesis of various voltage levels and this is used intel-
ligently to balance the voltages of the clamping capacitors. The number of clamping
capacitors required also increases quadratically with the number of levels, similar to the
diode-clamped converter [86].
The substantial expense of clamping or ying capacitors is one important disadvan-
tage of this topology. Also, the large amount of stored energy and high capacitance
values of the ying capacitors make the capacitor clamped converter viable only for
higher switching frequency applications (fsw  1200 Hz) [58].
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Figure 2.4: Five-Level Cascaded H-Bridge Converter.
Cascaded H-Bridge Converter (CHB-VSC), also called Cascaded Multi-Cell con-
verter is the third of the selected traditional multilevel converter topologies. This topol-
ogy consists of series connected single phase H-bridge inverters, each with a separate
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galvanically isolated dc link. Each inverter, called a cell, can produce three voltage lev-
els: Vdc, 0,  Vdc. Connecting more such cells in series and a selection of proper switching
states for each cell, yields an output voltage with higher number of steps [86]. Figure
2.4 shows a two cell, ve-level cascaded H-bridge converter.
This converter supports the simple scaling of the power and voltage level of the sys-
tem due to the presence of series connected power conversion cells [30]. The main
disadvantage is the requirement for a multi-winding transformer providing the electrical
power to the galvanically isolated dc links.
2.2 Further Multilevel Converter Topologies
Further multilevel converters besides the basic three types discussed above are often
called hybrid topologies since they combine or modify traditional multilevel topologies
or their variations [55, 57]. A few of these which have found industrial applications are
briey discussed below.
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Figure 2.5: Three-Level Active Neutral Point Converter.
Three-level active neutral point clamped (3L-ANPC) converter was developed
and presented in [4, 19]. Figure 2.5 shows the circuit of a 3L-ANPC-VSC. The main
motivation for the development of this topology was to overcome the problem of unequal
loss distribution among the inner and outer switching devices, present in the 3L-NPC-
VSC. This issue is addressed by replacing the clamping diodes with clamping switches
which then provides a controllable path for the neutral current. The additional switch
states and commutations are used to control the power loss distribution resulting in
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substantial gains in the power output [19]. The use of these neutral point clamping
switches gives the converter its name; Active Neutral Point Clamped or ANPC. The 5L-
ANPC converter is a combination of the 3L-ANPC topology with the Flying Capacitor
topology [10].
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Figure 2.6: One phase leg of a Five-Level HNPC con-
verter.
Five-level H-bridge neutral point clamped (5L-HNPC) converter was rst pro-
posed in 1990 by [110]. It combines the two traditional topologies of H-Bridge converter
and 3L-NPC converter. Figure 2.6 shows one phase leg of a 5L-HNPC. One output of
the three-level NPC bridge is connected to the output terminal a, while the other to the
neutral point n as shown in Figure 2.6. The output voltage can take ve levels ranging
from  Vdc to Vdc. This topology requires isolated dc links similar to the CHB converter
which are often fed by multipulse diode bridge rectiers in practice so as to improve
the input side power quality by reducing the current THD [28]. This design reduces
harmonic distortion with the additional advantage of reduced switching frequency and
subsequently losses when compared to an equivalent ve-level neutral point clamped
converter [110].
Modular Multilevel Converters, also known as MMC, are applied in HVDC systems
and medium voltage drives [39, 66, 88]. Figure 2.7 shows a phase leg of a three-level
Modular Multilevel Converter. It was introduced in [66]. The biggest advantage this
topology oers is its modularity and scalability for increased voltage and power ratings
while improving the ac side power quality when compared to a two level converter with
series connected switches [57]. Other advantages include distributed capacitive energy
storage, higher resulting switching frequency at load side while the main disadvantage
is the higher expense for devices, gate units and capacitive energy storages [88].
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Some of the other multilevel converter topologies include the Transistor Clamped Con-
verter (TCC), Multilevel Matrix converters, Asymmetric Cascaded H-Bridge converters
and the NPC-CHB hybrid converter.
The TCC has the same structure as the diode-clamped converter but the clamping
diodes are replaced with bidirectional controlled switches which is then used to control
the current that ows via the clamping devices. References [33, 40, 41, 47] deal with
dierent TCC topologies with various realizations for the bidirectional clamping devices.
Although Matrix converters have generally been studied for low power applications
[57, 13], multilevel matrix converters based on the traditional multilevel topologies have
been realized in [107, 63, 109, 92]. Still, the commercial acceptance of multilevel matrix
converters is minimal and only the Cascaded Matrix Converter (CMC) [107] has found
application [113]. The increased device count always poses a reliability issue and reduced
eciency [57].
The Asymmetric Cascaded H-Bridge was developed for magnetic resonance imaging
application [72] and later used in medium voltage applications in [89]. This topology
uses unequal dc voltages to drive the dierent cells of the Cascaded H-Bridge which
results in elimination of the redundant switching states and increase in the number of
voltage levels. The main drawback is the unequal distribution of power among the cells
and the requirement of dierent ratings and thermal design for the switching devices [57].
The Neutral Point Clamped-Cascaded H-Bridge (NPC-CHB) is a hybrid topology sim-
ilar to the 5L-HNPC which combines two of the classical multilevel topologies. This
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topology is developed as a hybrid between 3L-NPC and single phase H-bridge cells [57].
In [14, 29, 106, 93, 105] this topology is described where the H-bridge cells are connected
in series and act as a series connected active lter by improving power quality with in-
creasing voltage levels. The downside of such a conguration are the increased switching
losses, increased complexity of control and hardware requirements [57].
2.3 Parallel Connection of Power Converters
With increasing power demand and the limitations posed by device ratings, series and
parallel connection of devices and/or converters are possible solutions for high power
applications. While series connection of devices is quite popular to span higher voltages,
parallel connection is used to address higher current requirement [82]. The parallel
connection of semiconductor devices is outside the purview of this thesis. Reference [82]
is a good starting point for power semiconductor devices. References [75], [3] and [2]
deal with the parallel connection of IGBTs. Parallel connected IGCTs are also used in
several medium voltage applications and more on this topic is detailed in [43] and [44].
The focus of this thesis is on the parallel operation of inverters with non-synchronized
gate signals. The state of the art in the operation of parallel connected inverters is
detailed in this section.
2.3.1 Classication of Parallel Connected Converters
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Figure 2.8: N parallel connected VSCs with separate DC links.
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Parallel connected converters can be classied based on the topology of the DC link.
The converters could have separate DC links or a common DC link. Figure 2.8 shows
a scheme with N parallel connected voltage source converters, each of which have a
separate DC link while Figure 2.9 shows a system with a common DC link.
Circulating currents are a potential feature in parallel connected multi-phase converters
[76, 53, 67, 56, 38]. The three common approaches for reducing/avoiding circulating
currents are [114] (i) Isolation - which involves using separate DC or AC sources or with
transformer isolation on the AC side, (ii) High Impedance - which involves the usage of
current sharing or intermodule reactors, (iii) Synchronized uniform operation - where all
the parallel connected converters are controlled together as a single converter. Figure
2.8 is an example schematic of a system with isolated DC links while Figure 2.10 shows
a system of two parallel connected three-phase converters with current sharing reactors
[76, 67].
Solutions based on transformer isolation in parallel connected converter systems could
lead to increased cost, system size and losses. Techniques for parallel operation of con-
verters with current sharing reactors have been dealt with in [67] and [104]. Though
intermodule and current sharing reactors oer reduction in copper cost compared to
transformer isolation, parallel operation of converters with minimal intermodule reac-
tors [91] or without intermodule reactors [52, 51] are more preferable.
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Figure 2.10: Two parallel connected voltage source converters with a
common DC link, using current sharing reactors [76].
Figures 2.11 and 2.12 show the concept of cross currents and circulating currents in
parallel connected converters respectively [50]. The term cross currents has been used
to represent currents owing between parallel connected converters with isolated DC
links as in [76] or with transformer based isolation on the AC side as in the case of
[56]. These currents ow because of closed paths created between phases [50]. In cases
where isolation is not used on the AC and DC side or synchronized uniform operation
not implemented, so called circulating currents ow. These currents have to be dealt
with in parallel connected converters [111, 114].
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Figure 2.11: Cross current in a system of parallel connected convert-
ers with separate DC links [50].
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Synchronized uniform operation is generally preferred in cases of parallel connected con-
verters with equal load sharing. When synchronized uniform operation is not used,
carrier interleaved operation is a very popularly used alternative. The concept of car-
rier interleaved PWM involves operating all the parallel converters at the same carrier
frequency but introducing phase shift between each of the carriers [99]. The use of in-
terleaved operation could lead to harmonic cancellation between the parallel connected
converters and thereby reduce the ripple content at the output ac terminal [24, 117, 80].
The idea is quite similar to the modulation techniques used in series connected H-Bridge
inverters [83]. Figure 2.13 shows two three-phase two-level voltage source converters with
a common dc link connected in parallel, operating with interleaved modulation [31, 22].
Figure 2.14: (a) Triangle carriers of parallel connected converters
with 1=2 carrier cycle interleaving and the modulating
references for the three phases, (b) line to line voltage
Vab for interleaved operation of system shown in Figure
2.13.
Figure 2.14(a) shows the interleaving of the carriers of the two inverters by 180 or 1=2
a carrier cycle. The carriers for converter 1 and converter 2 are shown as Vcar1 and Vcar2
respectively, while the modulation references for each phase are shown as Vref;a, Vref;b
and Vref;c. Interleaved operation of parallel connected converters yield multilevel output
voltage similar to series connected interleaved operated converters [83], as can be seen
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from the line to line voltage Vab represented in Figure 2.14(b).
In a general system of N parallel connected converters, the interleaving is done by
shifting the carriers of every subsequent converter by 1=N th of the carrier cycle [99].
Although the current ripple in the total output current of the parallel connected system
could in eect be reduced due to interleaved operation, the design does suer from the
presence of circulating and cross currents [6, 99]. Parallel connected converters with
galvanic isolated dc links have been shown to have better device utilization due to lower
current ripple in the individual converter current outputs [83, 7].
2.4 Motivation for the work
As mentioned before in Chapter 1, the increased current and power demand can be met
by paralleling of complete power converter units. One of the major challenges faced
when paralleling converters without synchronized uniform switching is the problem of
circulating and cross currents as seen from the discussion in the previous section. These
currents result in unequal load sharing and increased current stresses on the devices
which eventually result in thermal stresses.
There has been a lot of work done towards addressing this issue in parallel operation of
converter units, some examples are [114, 91, 37, 68, 74]. Multilevel converters oer lot
of advantages when it comes to applications which require increased power demand.
Although the two approaches, namely, paralleling of converters and multilevel converters
have certain areas of intersection (as in the case of cascaded H-Bridge converters or in the
case of MMC), those are in reality quite complicated in control and/or quite expensive
with requirement of large number of switching devices. In case of interleaved operation
of parallel connected converters, multilevel output voltage is achieved but problems per-
taining to cross/circulating currents, EMI issues have to be dealt with eectively.
The development of an inexpensive and simple method to have a paralleled system
of converters to function as a multilevel converter, while controlling the circulating cur-
rents, would help increase the eciency of systems which require such applications by
providing the advantages oered by paralleling and multilevel operation.
2.5 Objectives of the present work
In this dissertation, a method for operation of a Multilevel-Parallel Connected Cell-
Voltage Source Converter (ML-PCC-VSC) is proposed. A common DC link based par-
allel connected converter system as described earlier in Section 2.3.1, Figure 2.8 is consid-
ered for the current study. Figure 2.15 shows a circuit schematic of such a single-phase
three parallel connected 3L-NPC converter system. Each converter has its respective
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lters, the output of which are connected in parallel and feeds the load. The converters
also share a common DC bus.
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Figure 2.15: Three parallel connected single-phase 3L-NPC-VSCs
operating as a ML-PCC-VSC.
The foremost objective of this study is to develop a strategy to make the system shown
in Figure 2.15 operate as a 3L-NPC-VSC based ML-PCC-VSC. The mathematical anal-
ysis of the system is carried out and the governing equations are derived. The parallel
converter systems suer from the problem of circulating currents as discussed in Section
2.3.1. Thus, the other objective to be realized is to regulate this circulating current by
developing a smart switching algorithm for gating the devices of the converters. The
mathematical analysis is extended for a three phase system of parallel connected con-
verters and a comparison is drawn between the single phase and the three phase systems.
Control methods are also established to implement unequal load sharing between the
parallel connected converters. This is then followed up with simulation and experimen-
tal verication of the developed algorithms. Finally, a possible application is studied, a
simulation is carried out and the results are discussed.
2.6 Outline of the thesis
The outline of the thesis is as follows:
 Chapter 2: The state of the art of multilevel voltage source converters is pre-
sented.
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 Chapter 3: The mathematical analysis of multilevel diode-clamped voltage source
converters is given. Commutations and switch states of traditional single-phase
diode-clamped converters are analysed and parallels are drawn to a 3L-NPC-VSC
based ML-PCC-VSC system. The generalized governing equations are developed
for the same and the ideas extended for three-phase converters as well.
 Chapter 4: The issues of circulating currents are analysed in this chapter. Meth-
ods to reduce the circulating currents in 3L-NPC-VSC based ML-PCC-VSC sys-
tems are discussed. A switch state selection algorithm is developed on the basis of
the ideas discussed in this chapter.
 Chapter 5: The results of the simulation study of 3L-NPC-VSC based ML-PCC-
VSC system is rst presented. These results are then experimentally veried by
setting up a prototype laboratory set-up. A comparison of the traditional 3L-
NPC-VSC to the ML-PCC-VSC is drawn by simulation of a typical application.
 Chapter 6: The results and discussions of the work are summarized and the
suggestions for future work are given as concluding remarks.
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Diode-Clamped Voltage Source
Converters
This chapter presents the analysis of parallel connected 3L-NPC-VSCs operating as a
ML-PCC-VSC. The rst section deals with the analysis of a traditional single-phase ve-
level Neutral Point Clamped (5L-NPC) converter. The form and function of the 5L-NPC
converter is analysed starting with the stable switching states and the commutations of
the converter. This is followed up by the analysis of two parallel connected single-phase
3L-NPC-VSCs. The switching states and the commutations of this circuit are described
and the governing equations for each switching state are derived. A comparison is then
drawn between the two parallel connected 3L-NPC-VSCs and a 5L-NPC converter.
The next section analyses the case of N -parallel connected single-phase 3L-NPC-VSC
based ML-PCC-VSC system and the governing equations, derived for this generic case.
The last section deals with the case for parallel connected three-phase converters in
three-wire and four-wire systems.
3.1 Steady state analysis of a single-phase 5L-NPC
converter
3.1.1 Topology
Figure 3.1 shows the 5L-NPC converter connected to a single phase grid. The grid
voltage is represented by Vg and the grid side inductance by Lg. The converter side
inductance is Lc. Without loss of generality, the imperfections of the switching devices
and passive elements are neglected for this analysis. The circuit consists of 8 unidirec-
tional active switches T1 to T8 and their inverse diodes, D1 to D8 respectively. The 6
diodes, D9 to D14 are the clamping diodes. The capacitors Cdc,t1, Cdc,t2, Cdc,b1 and Cdc,b2
comprise the DC bus of the 5L-NPC converter. It is assumed that the DC bus voltage,
Vdc, is distributed amongst these four capacitors equally.
The current output from the converter is denoted by ia. The current direction out
of the converter is assumed positive while for the grid current ig, current owing into
the grid is assumed positive. The converter terminal voltage Van is measured across the
output terminal a and the neutral point n.
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Figure 3.1: Single-phase 5L-NPC converter connected to grid.
Van T1 T2 T3 T4 T5 T6 T7 T8 level
Vdc/2 1 1 1 1 0 0 0 0 4
Vdc/4 0 1 1 1 1 0 0 0 3
0 0 0 1 1 1 1 0 0 2
-Vdc/4 0 0 0 1 1 1 1 0 1
-Vdc/2 0 0 0 0 1 1 1 1 0
Vdc/2 (ia < 0)
0 (ia = 0) 0 0 0 0 0 0 0 0 OFF
-Vdc/2 (ia > 0)
Table 3.1: Steady state voltage output and switch states for single-
phase 5L-NPC converter.
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3.1.2 Switch States
Table 3.1 gives the steady state switch states of the 5L-NPC converter and the corre-
sponding output terminal voltage level. Here 1 and 0 designate the on and o state of
the respective active switch. The case with all the switches at 0 is the OFF state of the
converter. Depending on the current ig (i.e. ig < 0 or ig = 0 or ig > 0), the voltage Van
(Van = 0:5  Vdc or 0 or  0:5  Vdc respectively) is dened.
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Figure 3.2: Conduction Paths for 5L-NPC switching states, (a)-(e)
for level 4 to level 0 respectively.
As seen from Table 3.1, the ve stable voltage levels or states1, that voltage Van takes
1'state' and 'level' are used interchangeably in this text as and when it seems appropriate.
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are indicated by 4 , 3 , 2 , 1 and 0 . Figure 3.2 shows the conduction paths for
these ve levels for both positive and negative output current.
It can be observed that T1 to T4 switch complementary to T5 to T8 respectively. From
Figure 3.2 it is also seen the direction of current ia determines if the top or bottom path
is taken for levels 3 , 2 and 1 . Thus it is required that the bottom devices be turned
on for these switch states so that there is a conduction path for the current available in
case of reversal.
One of the primary limitations of the diode-clamped topology for higher voltage lev-
els is the unequal and higher blocking voltage requirement for the clamping diodes.
Although the active switches block the same voltage (Vdc=4 in case of a 5L-NPC), the
clamping diodes need to block dierent voltages. This can be understood considering
the two switch states of the 5L-NPC, 4 and 0 .
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Figure 3.3: Blocking voltages for 5L-NPC clamping diodes, (a) in
level 4, (b) in level 0.
Figure 3.3 shows the 5L-NPC in switch state 4 and 0 . The clamping diodes and
paths under consideration in each state are also indicated. In Figure 3.3(a), for state
4 , the top four active switches T1, T2, T3 and T4 are on. It is seen that the diode D11
has to block 3Vdc=4 while D10 and D9 block 2Vdc=4 and Vdc=4 respectively. Similarly,
Figure 3.3(b) shows the switch state 0 where all the bottom active switches T5, T6,
T7 and T8 are on. In this case, the diode D12 blocks 3Vdc=4 while the diodes D13 and
D14 block 2Vdc=4 and Vdc=4 respectively.
The analysis shows that the voltage stresses are quite high in a diode-clamped mul-
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tilevel converter with the maximum stresses being on the clamping diodes. Hence it is
common to have a string of series connected diodes for voltage sharing [45], although
this means for a n-level diode-clamped converter, the number of clamping diodes of same
rating required is (n  1) (n  2), which represents a quadratic increase with respect
to n [55].
Table 3.2 gives the distribution of conduction losses in the circuit for the dierent voltage
levels with positive and negative converter current ia.
level T1 D1 T2 D2 T3 D3 T4 D4 T5 D5 T6 D6 T7 D7 T8 D8 D9 D10 D11 D12 D13 D14
Positive Current ia
4    
3    
2   
1  
0    
Negative Current ia
4    
3  
2   
1    
0    
Table 3.2: Conduction Losses in the 5L-NPC converter.
Switching losses occur when the converter switches between one voltage level to another.
The switching losses considered are only the turn-on and turn-o losses of the active
switches and the reverse recovery losses of the diodes. The turn-on losses of the diodes are
very small and are neglected here [11]. In the next subsection, the dierent commutations
are analysed and the switching losses that occur during each tabulated.
3.1.3 Commutations
In this discussion, a positive current ia is considered. For negative current the analysis
is analogous.
The commutation from level 4 to level 3 is initiated with the turn-o of the ac-
tive switch T1. The current is forced to ow through D9 from T1. The active switch
T5 is turned on after a dead time to ensure the complete turn-o of T1. Turn-o losses
occur in T1 but there are no turn-on losses in T5 as no current ows through the switch
after the commutation. Hence in this commutation, the only two devices involved are
T1 and D9. For the reverse commutation case of switching from level 3 to 4 , device
T5 is turned-o rst and following a dead time delay, T1 is turned on. Here, the current
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is not aected by the turn-o of T5 and the current starts to ow through T1 after it
was turned on (natural commutation). Hence, there is no turn-o loss in T5 while T1
and D9 experience turn-on and reverse recovery losses respectively. Figure 3.4(a) shows
the visualization for both these commutations. The current path of the switching active
device is indicated with a bold line while that of the switching passive device is shown
with a dashed line.
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Figure 3.4: Commutations and switching losses for 5L-NPC with pos-
itive current ia for transitions between, (a) 4 $ 3,
(b) 3 $ 2, (c) 2 $ 1, (d) 1 $ 0.
In the commutation from level 3 to level 2 , the active device T2 is turned-o rst.
Following a dead time delay, device T6 is turned-on. The current is forced to commutate
from D9 to D10 after T2 is turned o (forced commutation). Here, T2 experiences turn-o
losses. Although the diode D9 which was carrying a current also turned-o, it does not
experience appreciable recovery losses as the diode does not take over blocking voltage
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after the commutation. Also, the device T6 does not experience substantial turn-on loss
as it does not take over current after commutation. For the reverse commutation from
level 2 to 3 , the sequence of events is exactly reversed. Firstly, device T6 is turned-o
and following a dead time delay, device T2 is turned-on. The current which was owing
through diode D10 now starts to ow through D9 instead with the turn-on of T2. D10
experiences recovery losses while T2 experiences turn-on losses. No turn-o loss occurs
in T6. Figure 3.4(b) shows the visualization for both these commutations.
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Figure 3.5: Commutations and switching losses for 5L-NPC with neg-
ative current ia for transitions between, (a) 4 $ 3,
(b) 3 $ 2, (c) 2 $ 1, (d) 1 $ 0.
Commutation between level 2 and 1 is similar to that between 3 and 2 discussed
before. For the transition from 2 to 1 , T3 is turned-o rst. It experiences turn-o
losses. After a dead time delay, device T7 is turned-on. It experiences no turn-on losses
as no current ows after commutation. The current commutates from diode D10 to diode
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D11. The diode D10 experiences no reverse recovery losses as no blocking voltage is taken
on after commutation. For the reverse commutation, sequence of events is reversed, with
turn-on losses occurring in device T3 and reverse recovery losses occurring in D11. Figure
3.4(c) shows the visualization for both these commutations.
The last set of commutation is the transition between level 1 and level 0 in which six
devices are involved. For the transition from 1 to 0 , the active turn-o of device T4
forces the current owing through D11 to take the path through the bottom four anti-
parallel diodes, D8, D7, D6 and D5. The active devices T5, T6 and T7 are already on and
T8 is turned-on after a dead time delay. The losses occur in the turn-o of the device T4
while the clamping diode D11 which turns o experiences almost zero recovery losses as
it does not take over blocking voltage after commutation. In the reverse commutation,
the device T8 is turned-o rst and after dead time delay, T4 is turned-on. The current
commutes from D8 to D11 when T4 is turned on. Recovery losses occur in D8 as it takes
on blocking voltage while turn-on losses occur in T4. The commutations are shown in
Figure 3.4(d). Figure 3.5 shows the commutation cases and switching losses for negative
current ia.
Table 3.3 gives a summary of the switching losses occurring during commutations for
positive and negative current ia.
Commutations T1 D1 T2 D2 T3 D3 T4 D4 T5 D5 T6 D6 T7 D7 T8 D8 D9 D10 D11 D12 D13 D14
Positive Current ia
4 $ 3  
3 $ 2  
2 $ 1  
1 $ 0  
Negative Current ia
4 $ 3  
3 $ 2  
2 $ 1  
1 $ 0  
Table 3.3: Device switching losses in the 5L-NPC converter.
3.1.4 Voltage Waveforms and Governing Equations
The output voltage of the single-phase 5L-NPC converter according to Figure 3.1 is
shown in Figure 3.6. PWM technique is one of the most popular schemes used to generate
a sinusoidal output voltage. For simplicity, a carrier based sine-triangle modulation is
considered here. The modulation reference voltage is given by
vref (t) = V^an;1sin(!1t+ v); with !1 = 2f1 (3.1)
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where V^an;1 is the peak value of the fundamental output voltage desired. Also, f1 is
the fundamental frequency and v an arbitrary phase. In sine-triangle modulation, this
reference voltage is compared with triangular carriers. For a 5L-NPC, four triangular
carrier signals are used. The terminal voltage of the converter Van is determined as
Van =
8>>>>>>>>>>>>><>>>>>>>>>>>>>:
Vdc
2
if Vref > Vc;4
Vdc
4
else if Vref > Vc;3
0 else if Vref > Vc;2
 Vdc
4
else if Vref > Vc;1
 Vdc
2
otherwise
(3.2)
Figure 3.6: Voltage Waveforms of the 5L-NPC converter, (a) carrier
based sine-triangle PWM for generating the switching
pulses for the converter. Vref is the modulating reference
voltage, Vc;4, Vc;3, Vc;2 and Vc;1 are the carrier signals, (b)
Van is the output voltage at the terminal of the converter,
Van;1 is its fundamental component.
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The entire sinusoid is split into ve regions. From Equation 3.2 it can be understood
that the converter is switched to level 4 when the sinusoidal reference is greater than
the carrier Vc;4. The converter is switched to level 3 when the sinusoid is between
carriers Vc;4 and Vc;3. Similarly level 2 is output when the reference is between Vc;3 and
Vc;2 and level 1 when Vref lies between Vc;2 and Vc;1. When the sinusoid goes lesser
than the bottommost carrier Vc;1, the converter is switched to 0 .
For deriving the governing equations for the grid conencted 5L-NPC converter shown
in Figure 3.1, the node and loop equations have to be written. Figure 3.7 shows the
portion of the circuit for which the equations are written.
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Figure 3.7: Portion of Circuit for analysis from Figure 3.1.
The Kircho's Current Law (KCL) at node a yields
ia = ig: (3.3)
Kircho's Voltage Law (KVL) for the loop gives
Van = Lc
dig
dt
+ Lg
dig
dt
+ Vg: (3.4)
Using Equation 3.3 in Equation 3.4 and rearranging variables results in
Vg = Van   (Lc + Lg)dia
dt
; (3.5)
Now using Equation 3.2 and the relationships dened between the voltage levels and
DC bus voltage in Table 3.1 gives the governing equations for the single-phase 5L-NPC
converter connected to the grid for the ve stable output voltage levels.
Vg =
Vdc
2
  (Lc + Lg)dia
dt
for voltage level 4
Vg =
Vdc
4
  (Lc + Lg)dia
dt
for voltage level 3
Vg = 0  (Lc + Lg)dia
dt
for voltage level 2
Vg =  Vdc
4
  (Lc + Lg)dia
dt
for voltage level 1
Vg =  Vdc
2
  (Lc + Lg)dia
dt
for voltage level 0
(3.6)
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3.2 Steady State analysis of two parallel connected
single-phase 3L-NPC converters
In this section, a system of two parallel connected single-phase 3L-NPC converters is
analysed. First, the topology of the system is described. Then the switch states of
the converters are discussed. As two 3L-NPC converters are connected in parallel, the
switch states of a single 3L-NPC converter are given rst. This is followed up with the
derivation of the output terminal voltage with two converters in parallel for the dierent
combinations of the switch states of each converter. Next, the commutations and losses
occurring in the converters are studied. Finally, a comparison is drawn with the 5L-NPC
converter, described in the preceding Section 3.1.
3.2.1 Topology
Figure 3.8 shows a system of two parallel connected 3L-NPC converters connected to
a single-phase grid. The converters share a common DC bus whose voltage Vdc is dis-
tributed equally amongst the two capacitors, Cdc,t and Cdc,b. The two converters have
lter inductances Lc1 and Lc2 and it is assumed that Lc1 = Lc2 = Lc, so that the voltage
steps would be equal. The grid voltage is Vg while Lg is the grid side inductance. With-
out loss of generality, the imperfections in the switching devices and passive elements are
neglected in the analysis. Each converter consists of four unidirectional active switches,
T1,x to T4,x, and their inverse diodes D1,x to D4,x. There are two clamping diodes, D5,x
and D6,x Here 'x' represents the number of parallel converters, (x = 1; 2).
n
a
C
dc,t
D
1,1
T
1,1
T
2,1
C
dc,b
V
dc
2
V
dc
2
L
c1
V
g
L
g
V
an
i
a1
i
g
T
3,1
T
4,1
D
2,1
D
3,1
D
4,1
D
5,1
D
6,1
D
5,2
D
6,2
T
1,2
T
2,2
T
3,2
T
4,2
D
1,2
D
2,2
D
3,2
D
4,2
a
1
a
2i
a2
L
c2
Converter 1 Converter 2
i
a
L
c1
L
c2
L
c
= =
Figure 3.8: Two parallel connected single-phase 3L-NPC converters
connected to grid.
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The output current from each converter is denoted by ia1 and ia2 respectively. The total
current output from the parallel converter system is denoted by ia. The current ig ows
into the grid. The current owing out of the converter and current owing into the grid
are assumed positive. Both the converters are connected at terminal a. The voltage Van
is measured across this terminal a and the neutral point n.
3.2.2 Switch states and Governing equations
The parallel connected system consists of two individual 3L-NPC converters. To un-
derstand the switch states of this parallel system, the switch states of the individual
3L-NPC converter are rst studied. Next the relationship between the switch states to
the eective terminal voltage Van has to be understood for which the governing equations
need to be realized rst.
The 3L-NPC converter has four active switches and four possible states { three sta-
ble active switching states and one OFF state. The switch positions for each is given in
Table 3.4.
Va1n T1,1 T2,1 T3,1 T4,1 state
Vdc/2 1 1 0 0 '+'
0 0 1 1 0 '0'
-Vdc/2 0 0 1 1 ' '
Vdc/2 (ia < 0)
0 (ia = 0) 0 0 0 0 OFF
-Vdc/2 (ia > 0)
Table 3.4: Steady state voltage output and switch states for one
single-phase 3L-NPC converter.
The voltage Va1n is the terminal voltage output of the rst converter measured with re-
spect to the neutral point. The three stable states of the converter are denoted by state
'+', state '0' and state ' '. In addition to these states, there is the OFF state where
the voltage Va1n depends on the direction and magnitude of current ia1 . Now in the
case of the parallel connected system, given that each converter has three stable switch
states gives rise to 9 dierent combinations of switch states. These 9 combinations are
summarized in Table 3.5.
As mentioned before in Chapter 2, one main concern in the asynchronous operation
of parallel connected converters is the issue of circulating currents. The creation of cir-
culating currents is generally attributed to component tolerances and the asynchronous
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operation of parallel units [21]. From Table 3.5, it is quite evident that of the 9 possible
combinations, 6 result in asynchronous operation. Problems of circulating currents and
ways to deal with it using switch state selection are discussed in Chapter 4. For the
analysis here, all the combinations of switch states (denoted as cases) are dealt and the
governing equations derived for each.
Converter 1 Converter 2
Case 1 '+' '+'
Case 2 '+' '0'
Case 3 '+' ' '
Case 4 '0' '+'
Case 5 '0' '0'
Case 6 '0' ' '
Case 7 ' ' '+'
Case 8 ' ' '0'
Case 9 ' ' ' '
Table 3.5: Combination of switch states for two single-phase 3L-NPC
converters connected in parallel.
Case 1 is when Converter 1 and Converter 2 in Figure 3.8 are both in state '+'. Here,
the switches T1,1 and T2,1 of Converter 1, and T1,2 and T2,2 of Converter 2 are switched
ON. Figure 3.9 shows the conduction paths for positive and negative output current for
each converter.
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Figure 3.10 shows the simplied equivalent circuit when the converters are switched to
Case 1 in Table 3.5.
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Figure 3.10: Simplied circuit of Figure 3.8 for Case 1 of Table 3.5.
From Figure 3.10 it can be easily deduced
Van =
Vdc
2
  Lc
2
dia
dt
(3.7)
Case 2 and Case 4 are similar in the sense that one of the two converters is switched
to state '+' while the other to state '0'. Figure 3.11 shows the conduction paths for
positive and negative output currents from the converters for both these cases.
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Figure 3.11: Conduction path for (a) Case 2 and (b) Case 4 of Table
3.5, for positive and negative currents ia1 and ia2 .
In Case 2, active switches T1,1, T2,1 of Converter 1 and T2,2, T3,2 of Converter 2 are
switched ON while conversely in Case 4, active switches T2,1, T3,1 of Converter 1 and
T1,2, T2,2 of Converter 2 are switched ON. Figure 3.12 shows the simplied circuit when
converters are switched to Case 2 and Case 4. The analysis is only done for Case 2 as
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it is analogous for Case 4.
Considering Figure 3.12(a), Kircho's current law gives
ia = ia1 + ia2 ; (3.8)
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Figure 3.12: Simplied circuit of Figure 3.8 for (a) Case 2 and (b)
Case 4, of Table 3.5.
Kircho's voltage law gives the following two equations,
Van =
Vdc
2
  Lcdia1
dt
(3.9)
Van = 0  Lcdia2
dt
(3.10)
Using (3.8) in (3.9) and (3.10) results in
Van =
1
2
(
Vdc
2
)  Lc
2
dia
dt
(3.11)
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Figure 3.13: Conduction path for (a) Case 3 and (b) Case 7 of Table
3.5, for positive and negative currents ia1 and ia2 .
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Case 3 and Case 7 have one converter in state '+' while the second converter is in
state ' '. Figure 3.13 shows the conduction paths for these two cases with positive and
negative output currents from the converters.
The active switches T1,1, T2,1 of Converter 1 and T3,2, T4,2 of Converter 2 are switched
ON for Case 3 while in Case 7, active switches T3,1, T4,1 of Converter 1 and T1,2, T2,2
of Converter 2 are switched ON.
Figure 3.14 shows the simplied circuit when converters are switched to Case 3 and
Case 7. The analysis is only done for Case 3 as it is analogous for Case 7.
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Figure 3.14: Simplied circuit of Figure 3.8 for (a) Case 3 and (b)
Case 7, of Table 3.5.
Considering Figure 3.14(a), Kircho's current law gives
ia = ia1 + ia2 ; (3.12)
Kircho's voltage law gives the following two equations,
Van =
Vdc
2
  Lcdia1
dt
(3.13)
Van =  Vdc
2
  Lcdia2
dt
(3.14)
Using (3.12) in (3.13) and (3.14) results in
Van = 0  Lc
2
dia
dt
(3.15)
For Case 5, Converter 1 and Converter 2 in Figure 3.8 are both switched to state
'0'. The middle switches of both converters, T2,1 and T3,1, T2,2 and T3,2 are switched
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ON. Figure 3.15 shows the conduction paths for positive and negative output current
for each converter for Case 5.
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Figure 3.15: Conduction path for Case 5 of Table 3.5, for positive
and negative currents ia1 and ia2 .
Figure 3.16 shows the simplied circuit when the converters are switched to Case 5 in
Table 3.5.
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Figure 3.16: Simplied circuit of Figure 3.8 for Case 5 of Table 3.5.
From Figure 3.16 it can be easily deduced
Van = 0  Lc
2
dia
dt
(3.16)
Case 6 has Converter 1 switched to state '0' and Converter 2 to state ' '. It is
analogous to Case 8 where Converter 1 is at state ' ' and Converter 2 at state '0'.
Figure 3.17 shows the conduction paths for positive and negative output currents from
the converters for both these cases.
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Figure 3.17: Conduction path for (a) Case 6 and (b) Case 8 of Table
3.5, for positive and negative currents ia1 and ia2 .
In Case 6, active switches T2,1, T3,1 of Converter 1 and T3,2, T4,2 of Converter 2 are
switched ON while for Case 8, active switches T3,1, T4,1 of Converter 1 and T2,2, T3,2 of
Converter 2 are switched ON. Figure 3.18 shows the simplied circuit when converters
are switched to Case 6 and Case 8. The analysis is only done for Case 6 as it is
analogous for Case 8.
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Figure 3.18: Simplied circuit of Figure 3.8 for (a) Case 6 and (b)
Case 8, of Table 3.5.
Considering Figure 3.18(a), Kircho's current law gives
ia = ia1 + ia2 ; (3.17)
Kircho's voltage law gives the following two equations,
Van = 0  Lcdia1
dt
(3.18)
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Van =  Vdc
2
  Lcdia2
dt
(3.19)
Using (3.17) in (3.18) and (3.19) results in
Van =  1
2
(
Vdc
2
)  Lc
2
dia
dt
(3.20)
Case 9, is the last case for analysis of the system of two parallel connected single-phase
3L-NPC converters of Figure 3.8. Here, Converter 1 and Converter 2 are both switched
to state ' '. The bottom two active switches of both converters, T3,1 and T4,1, T3,2 and
T4,2 are switched ON. Figure 3.19 shows the conduction paths for positive and negative
output current for each converter for Case 9.
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Figure 3.19: Conduction path for Case 9 of Table 3.5, for positive
and negative currents ia1 and ia2 .
Figure 3.20 shows the simplied circuit when the converters are switched to Case 9 in
Table 3.5.
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Figure 3.20: Simplied circuit of Figure 3.8 for Case 9 of Table 3.5.
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From Figure 3.20 it is seen,
Van =  Vdc
2
  Lc
2
dia
dt
(3.21)
Summarizing (3.7), (3.11), (3.15), (3.16), (3.20) and (3.21),
Converter 1 Converter 2 Van
Case 1 '+' '+'
Vdc
2
  Lc
2
dia
dt
Case 2 '+' '0' Vdc
4
  Lc
2
dia
dtCase 4 '0' '+'
Case 3 '+' '-'
0  Lc
2
dia
dt
Case 5 '0' '0'
Case 7 '-' '+'
Case 6 '0' '-'  Vdc
4
  Lc
2
dia
dtCase 8 '-' '0'
Case 9 '-' '-'  Vdc
2
  Lc
2
dia
dt
(3.22)
Also, from Figure 3.8, the sub-circuit shown in Figure 3.21 is considered.
n
a
V
g
L
g
V
an
i
g
L
c
i
a1
a
1
a
2
i
a2
L
c
i
a
Figure 3.21: Portion of circuit of Figure 3.8 for analysis.
The Kircho's Current Law (KCL) at node a gives
ia = ig; (3.23)
Kircho's Voltage Law (KVL) for the loop gives,
Vg = Van   Lg dig
dt
; (3.24)
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Using (3.22) and (3.23) in (3.24) gives,
Vg =
Vdc
2
 

Lg +
Lc
2

dia
dt
- voltage level 4
Vg =
Vdc
4
 

Lg +
Lc
2

dia
dt
- voltage level 3
Vg = 0 

Lg +
Lc
2

dia
dt
- voltage level 2
Vg =  Vdc
4
 

Lg +
Lc
2

dia
dt
- voltage level 1
Vg =  Vdc
2
 

Lg +
Lc
2

dia
dt
- voltage level 0
(3.25)
It can be seen that (3.25) is similar to (3.6), the governing equations derived for the
5L-NPC converter. The comparison between the two systems is done in Section 3.2.4.
Table 3.6 summarizes the distribution of conduction losses for the parallel connected
3L-NPC converters shown in Figure 3.8. The losses are shown for both positve and
negative output currents. An important point to note here is that the conduction losses
accounted here are only those caused due to the current output from the converters ex-
cluding the circulating currents. The discussion on circulating currents and their eect
on the losses is done in Chapter 4, Section 4.2.
With the circulating current not considered, it can be seen from Figures 3.9, 3.11, 3.13,
3.15, 3.17 and 3.19 that the conduction paths for each of the two parallel converters are
independent of the state of the other converter. So the Table 3.6 gives the conduction
losses only for the three states of the converters, state '+', state '0' and state ' '.
state T1,x D1,x T2,x D2,x T3,x D3,x T4,x D4,x D5,x D6,x
Positive Current iax
'+'  
'0'  
' '  
Negative Current iax
'+'  
'0'  
' '  
Table 3.6: Conduction losses in a single converter of two parallel
3L-NPC converter system [20].
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3.2.3 Commutations
For the analysis of the switching losses occurring in the two parallel single-phase 3L-
NPC converter system, the commutations taking place during switching of converters
between the dierent possible output states needs to be understood. The eect of cir-
culating currents on the switching losses is dealt with in Section 4.2. Hence neglecting
the circulating currents for the current analysis, the switching of a converter from one
state to another does not aect the output current of the other converter connected in
parallel as can be observed by the conduction paths for the various cases of Table 3.5.
Considering the switching of only one of the two parallel connected single-phase 3L-
NPC converters, the commutations that are studied are the transitions state '+' $
state '0' and state '0'$ state ' '[20, 90]. The analysis is carried out only for a positive
output current as for a negative current the procedure is analogous. The four unidirec-
tional active switches are T1,x to T4,x, and their inverse diodes D1,x to D4,x. The two
clamping diodes are D5,x and D6,x. Here 'x' represents the converter number, (x = 1; 2).
For iax > 0, the commutation state '+' ! state '0' is initiated when the active switch
T1,x is turned o. The current owing through the switches T1,x and T2,x is now forced
to ow through the clamping diode D5,x and active switch T2,x. The switch T3,x is
turned on after a dead-time delay. In this commutation, turn-o loss occurs in T1,x.
Although T3,x is turned on, it experiences no turn-on losses as the device does not take
any output current after the commutation. For the reverse commutation, the sequence
of events is exactly reversed with the active switch T3,x being turned-o rst and follow-
ing a dead-time delay, T1,x is turned on. The clamping diode D5,x experiences reverse
recovery losses while turn-on losses occur in T1,x. Figure 3.22(a) is a visualization of the
commutation process with the devices which experience losses being indicated.
For the commutation state '0' ! state ' ', the process is initiated with the turning o
of the switch T2,x. After a dead-time delay, to ensure complete turn-o of T2,x, switch
T4,x is turned on. The current which was owing through the clamping diode D5,x and
T2,x at the start of the commutation, starts owing through the bottom two anti-parallel
diodes, D3,x and D4,x. Although the diode D5,x turns o, it does not experience reverse
recovery losses as it takes no voltage after the commutation. T2,x experiences turn-o
losses.
For the reverse commutation, device T4,x is turned o rst but experiences no turn-
o loss as it was not conducting any current at the start of commutation. After the
elapse of a dead-time delay to ensure complete turn-o of T4,x, device T2,x is switched
on and the current commutates to the clamping diode D5,x and T2,x. The anti-parallel
diode D4,x turns o during this commutation, takes reverse voltage and experiences re-
verse recovery losses. These commutations and the devices experiencing switching losses
are visualized in Figure 3.22(b).
38
3.2 Steady State analysis of two parallel connected single-phase 3L-NPC converters
D
1,x
T
1,x
T
2,x
T
3,x
T
4,x
D
2,x
D
3,x
D
4,x
D
5,x
D
6,x
n
V
dc
2
V
dc
2
i
ax
D
1,x
T
1,x
T
2,x
T
3,x
T
4,x
D
2,x
D
3,x
D
4,x
D
5,x
D
6,x
n
V
dc
2
V
dc
2
i
ax
D
1,x
T
1,x
T
2,x
T
3,x
T
4,x
D
2,x
D
3,x
D
4,x
D
5,x
D
6,x
n
V
dc
2
V
dc
2
i
ax
D
1,x
T
1,x
T
2,x
T
3,x
T
4,x
D
2,x
D
3,x
D
4,x
D
5,x
D
6,x
n
V
dc
2
V
dc
2
i
ax
E
rec
E
on, 
E
off
E
rec
E
on, 
E
off
E
on, 
E
off
E
rec
E
rec
(a) (b)
(c) (d)
E
on, 
E
off
Figure 3.22: Commutations and switching losses in a 3L-NPC con-
verter, for state '+' $ '0' (a) with positive current iax
(c) with negative current iax , for state '0' $ ' ' (b)
with positive current iax (d) with negative current iax
[20].
commutation T1,x D1,x T2,x D2,x T3,x D3,x T4,x D4,x D5,x D6,x
Positive Current iax
'+' $ '0'  
'0' $ ' '  
Negative Current iax
'+' $ '0'  
'0' $ ' '  
Table 3.7: Device switching losses in a single converter of two parallel
3L-NPC converter system [20].
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For a negative output current iax the commutations for state '+' $ state '0' and state
'0' $ state ' ' are analogous to the case discussed for a positive iax . Figure 3.22(c)
and Figure 3.22(d) show the visualization for these commutations and the devices ex-
periencing losses. Table 3.7 summarizes the switching losses occurring for positive and
negative iax for the dierent commutations discussed above.
From Figure 3.22 it can also be noted that the clamping diodes D5,x and D6,x block
the same voltage of Vdc=2.
3.2.4 Comparison of a single-phase 5L-NPC converter and two
parallel connected 3L-NPC converter
The single-phase 5L-NPC converter discussed in Section 3.1 and the two parallel con-
nected single-phase 3L-NPC converter system, both generate a ve level terminal voltage
output as described by (3.6) and (3.25) respectively. Thus the parallel connected system
of 3L-NPC converters can be considered as a Multilevel Parallel Connected Cell Voltage
Source Converter (ML-PCC-VSC).
From the perspective of topologies, from Figure 3.1 and Figure 3.8, it can be seen that
the 5L-NPC-VSC requires the same number of active switches as that of the parallel
system of two 3L-NPC converters, but the number of diodes required in the former is
more than that in the latter case. Also the parallel system does not require clamping
diodes of dierent ratings as each diode blocks same voltage. While it was shown in
Section 3.1.2 that for a multilevel NPC topology, the number of clamping diodes of
equal rating required increases quadratically with respect to number of levels, in case of
a parallel system, the increase is linear.
It should be noted that for two parallel connected single-phase 3L-NPC converters inter-
nal currents ow in some switch states. The limiting of these currents require inductive
components. The size and expense depends on various parameters such as dc link volt-
age, switching frequency etc. These internal or so-called circulating currents can cause
an increase of losses and device stress. More analysis on circulating currents and eec-
tive ways to deal with it is taken up in Chapter 4.
Nevertheless, if the issue of circulating current is dealt with in a smart way, the ML-PCC-
VSC is an interesting alternative to other higher level traditional multilevel converters.
The combined advantage of increased power handling capability due to parallel connec-
tion of converters with better harmonic prole of multilevel output voltage means such
a converter could be interesting for several low and medium voltage applications.
The analysis done in the above sections have taken the example of the NPC converter
as it is one of the most popular topologies used in a variety of low and medium voltage
applications. The idea of operating parallel connected three-level converters remains
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independent of the topology of converter used. Such analysis can be done considering
a Flying capacitor converter or an Active Neutral Point Converter but basic principles
remain analogous. Each topology has its individual requirements when it comes to the
requirements and the function of control. In this thesis, the NPC converter topology is
considered but it is necessary to understand that basic concepts can be applied also in
other congurations with parallel connected voltage source converters.
3.2.5 Generalized governing equation for N-parallel connected
converter system
In this section, a generalized single-phase, N -parallel connected 3L-NPC converter sys-
tem is considered and the governing equations are derived which give an idea about
operating the system as a ML-PCC-VSC.
Consider the single-phase grid connected N -parallel connected 3L-NPC converter system
shown in Figure 3.23.
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Figure 3.23: N -parallel connected single-phase 3L-NPC converters,
connected to grid.
Each converter has an output terminal a1 to aN respectively which are connected to-
gether through individual converter side lter inductances, Lc. The common terminal
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point of the parallel converter system is a and the grid side inductance is Lg. Vg is the
grid voltage and Van is the eective terminal voltage of the parallel converter system
measured with respect to the neutral point n. The current owing into the grid is given
by ig while the net current owing out of the parallel converter system is ia. Each con-
verter outputs a current given by ia1 to iaN respectively. The total DC bus voltage is
given by Vdc which is shared among two capacitors.
As discussed in Section 3.2.2, each 3L-NPC converter has three stable operating switch
states, state '+', state '0' and state ' '. Thus the total number of possible switch states
for the N -parallel converter system is given by 3N . The aim of the analysis is to de-
rive a generic equation that gives the relationship between the DC bus voltage Vdc, the
converter switch states and the eective terminal voltage Van. Using this equation, the
governing equation for a N -parallel connected three-level converter system functioning
as a single multilevel converter connected to the single-phase grid is derived.
Of the N converters, let p converters be switched to state '+', z converters in state
'0' and the remaining converters, m be switched to state ' '. Figure 3.24 gives the
simplied circuit of Figure 3.23 for this case.
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Figure 3.24: Simplied circuit of Figure 3.23 with p converters in
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The current ip is the net current output by all the p converters which are switched to
state '+'. Similarly, iz is the total current output from all the z converters state '0' and
im the net current output from all the m converters at state ' '. Now,
p+ z +m = N (3.26)
Kircho's current law at node a gives following two equations,
ip + iz + im = ia (3.27)
ia = ig (3.28)
Kircho's voltage law gives the following equations,
 Vdc
2
+

Lc
p

dip
dt
+ Van = 0 (3.29)
0 +

Lc
z

diz
dt
+ Van = 0 (3.30)
Vdc
2
+

Lc
m

dim
dt
+ Van = 0 (3.31)
Combining (3.29) { (3.31) and rearranging,
(p+ z +m)Van = (p m)

Vdc
2

  Lc d
dt
(ip + iz + im) (3.32)
Using (3.27) and (3.28) in (3.32) leads to,
Van =
(p m)
N

Vdc
2

 

Lc
N

dig
dt
(3.33)
Now Kircho's voltage law on the grid side gives,
Vg = Van   Lg dig
dt
(3.34)
Using (3.33) in (3.34) gives,
Vg =
(p m)
N

Vdc
2

 

Lg +
Lc
N

dig
dt
(3.35)
Equation (3.35) represents a generalized equation for a N -parallel connected single-phase
3L-NPC converter system connected to the grid. It can be seen that by appropriately
choosing the values for p, m and z, the governing equation (3.25), of the two parallel
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connected single-phase 3L-NPC converter system can be derived for the dierent voltage
levels.
Also, (3.35) shows that the system of N -parallel connected three-level converters can
be made to function as a ML-PCC-VSC by appropriate selection of switch states. The
total number of possible voltage steps in Van, for such a system is 2N + 1.
A point to be noted is that for a single voltage level, there can be the possibility of
dierent redundant switch state combinations. It will be discussed in Chapter 4 that
by the proper selection of these switch states, it is possible to improve the eciency of
the converter system by reducing the circulating currents without compromising on the
output terminal voltage.
3.3 Analysis of parallel connected three-phase 3L-NPC
converters
In this section, the case of parallel connected three-level converters in three-phase sys-
tems is considered. The analysis is drawn for N -parallel connected three-phase three-
level converters to function as a single multilevel converter. Firstly, the case of three-
phase four-wire systems is considered. The generalized equation is derived to show how
the switch state selection for the converters can result in multilevel output voltage. This
is followed by an analysis for the case of three-phase three-wire systems.
Figure 3.25 shows a system of N 3L-NPC converters connected in parallel to a three-
phase grid. The output terminals of each converter is denoted by a1 to aN , b1 to bN ,
c1 to cN for each phase respectively. The converter side lter inductance of each phase
is Lc and the common terminal points at which the converters are all connected is a,
b and c for the three phases respectively. The phase current output of the individual
converters is denoted by ia1 to iaN for phase a, ib1 to ibN for phase b and ic1 to icN for
phase c. All the converters share a common DC bus of voltage Vdc. NP is the neutral
point of the DC bus. The grid side lter inductances are Lg in each phase.
The grid considered is of 'Yn' type with the phase to neutral voltages given by Vga,
Vgb and Vgc. The grid neutral point is n. In case of a three-phase four-wire system, the
neutral line is connected between the grid neutral point n and the DC Bus neutral point,
NP . In a three-phase three-wire system, these points are left unconnected.
The grid side phase-to-phase voltages are given as Vgab, Vgbc and Vgca, which are be-
tween phase a  b, phase b  c and phase c  a respectively. The currents owing out of
each converter and currents owing into the grid are considered positive. The total out-
put current from all the converters in each phase is denoted by ia, ib and ic respectively
while the currents owing into the grid in each phase is iga, igb and igc.
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Figure 3.25: N -parallel connected three-phase 3L-NPC converters,
connected to grid.
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3.3.1 N-parallel converters in a three-phase four-wire system
For a three-phase four-wire system, the DC Bus neutral point NP is connected to the
grid neutral point n forming the neutral line of the four-wire system. Each converter has
three phase legs, each of which can be switched to one of three stable states, state '+',
state '0' and state ' '. This means that eectively, each phase for a N converter system
has 3N possible switching states and the total number of all possible switching states for
all three phases combined is 3N  3N  3N = 33N. A full edged state-by-state analysis
will be time-consuming and futile. Hence the aim is to derive a generalized equation
that relates the output terminal voltage of the parallel converter system to the DC bus
voltage Vdc, the grid currents and the switch states of the converters.
Of the N converters, let for phase a, pa converters be switched to state '+' while za
converters be switched to state '0' and ma converters be switched to state ' '. Similarly
for phase b and phase c, let pb and pc converters be at state '+', zb and zc converters be
switched to state '0' while mb and mc converters be switched to state ' ' respectively.
Figure 3.26 shows the simplied circuit only for phase a. A similar simplied circuit can
be visualized for phase b and phase c as well.
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Figure 3.26: Simplied circuit of phase A of Figure 3.23 for a four-
wire system case with pa converters in state '+', za con-
verters in state '0' and ma converters in state ' '.
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Let ipa , iza and ima be the net current output by all the converters in state '+', state
'0' and state ' ' respectively of phase a. Similarly ipb , izb , imb and ipc , izc , imc are the
net currents from converters in state '+', state '0' and state ' ' respectively for phase
b and phase c. Now,
pa + za +ma = N (3.36)
Kircho's current law at node a gives following two equations,
ipa + iza + ima = ia (3.37)
ia = iga (3.38)
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ed circuit of Figure 3.23, for a three-phase four-
wire system case with pa converters of phase a, pb con-
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za converters of phase a, zb converters of phase b, zc con-
verters of phase c in state '0' and ma converters of phase
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Similar equations can be written for phase b
pb + zb +mb = N (3.39)
ipb + izb + imb = ib (3.40)
ib = igb (3.41)
and phase c
pc + zc +mc = N (3.42)
ipc + izc + imc = ic (3.43)
ic = igc (3.44)
Consider only phase a. Kircho's voltage law gives the following equations,
 Vdc
2
+

Lc
pa

dipa
dt
+ Van = 0 (3.45)
0 +

Lc
za

diza
dt
+ Van = 0 (3.46)
Vdc
2
+

Lc
ma

dima
dt
+ Van = 0 (3.47)
Combining (3.45) { (3.47) and rearranging gives,
(pa + za +ma)Van = (pa  ma)

Vdc
2

  Lc d
dt
(ipa + iza + ima) (3.48)
Using (3.37) and (3.38) in (3.48) leads to,
Van =
(pa  ma)
N

Vdc
2

 

Lc
N

diga
dt
(3.49)
Now Kircho's voltage law on the grid side gives,
Vga = Van   Lg diga
dt
(3.50)
Using (3.49) in (3.50) gives,
Vga =
(pa  ma)
N

Vdc
2

 

Lg +
Lc
N

diga
dt
(3.51)
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Similar analysis for phase b and phase c can be done. Equation (3.52) gives the gener-
alized equations for the grid phase voltages
Vga =
(pa  ma)
N

Vdc
2

 

Lg +
Lc
N

diga
dt
Vgb =
(pb  mb)
N

Vdc
2

 

Lg +
Lc
N

digb
dt
Vgc =
(pc  mc)
N

Vdc
2

 

Lg +
Lc
N

digc
dt
(3.52)
The line-to-line voltages can be derived from (3.52) as
Vgab = (Vga   Vgb) =

(pa  ma)  (pb  mb)
N

Vdc
2
 

Lg +
Lc
N

d
dt
(iga   igb)
Vgbc = (Vgb   Vgc) =

(pb  mb)  (pc  mc)
N

Vdc
2
 

Lg +
Lc
N

d
dt
(igb   igc)
Vgca = (Vgc   Vga) =

(pc  mc)  (pa  ma)
N

Vdc
2
 

Lg +
Lc
N

d
dt
(igc   iga)
(3.53)
Comparison of (3.52) and (3.35) shows that the case of three-phase four-wire system
can be reduced to three separate single-phase systems of N -parallel connected three-
level converters. Such a comparison is quite apparent in case of a four-wire system due
to the availability of a common neutral line between the grid neutral point and the DC
Bus neutral point of the converters. This is not so in case of a three-phase three-wire
system.
3.3.2 N-parallel converters in a three-phase three-wire system
Considering Figure 3.25, for a three-phase three-wire system, the grid neutral point n is
not connected to the DC bus neutral point NP . Hence in the analysis of this system,
the aim is to derive a generalized equation that relates the grid line-to-line voltages Vgab,
Vgbc and Vgca with the DC bus voltage Vdc, the switch states and the grid currents, iga,
igb and igc. The common mode voltage is the virtual potential dierence that exists
between the grid neutral point n and the DC Bus neutral point NP . It is represented
by Vcm.
The nomenclature dened in Section 3.3.1 for pa, pb, pc, za, zb, zc, ma, mb, mc, cur-
rents ipa , ipb , ipc , iza , izb , izc , ima , imb , imc , holds true for this analysis as well.
Figure 3.28 gives the simplied circuit for the three-phase three-wire system. This is
similar to the simplied circuit for the three-phase four-wire system in Figure 3.27.
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Consider the circuit in Figure 3.29. The phase a and phase b of the simplied system
shown in Figure 3.28 are given here. Kircho's current law at node a and node b gives,
ipa + iza + ima = ia = iga (3.54)
ipb + izb + imb = ib = igb (3.55)
Also,
pa + za +ma = N (3.56)
pb + zb +mb = N (3.57)
Now Kircho's voltage law for the loop voltages in Figure 3.29 gives the following set of
six equations,
Lc
pa

dipa
dt
+ Lg
diga
dt
+ Vga + Vcm =
Vdc
2
(3.58)

Lc
za

diza
dt
+ Lg
diga
dt
+ Vga + Vcm = 0 (3.59)
Lc
ma

dima
dt
+ Lg
diga
dt
+ Vga + Vcm =  Vdc
2
(3.60)
Lc
pb

dipb
dt
+ Lg
digb
dt
+ Vgb + Vcm =
Vdc
2
(3.61)
Lc
zb

dizb
dt
+ Lg
digb
dt
+ Vgb + Vcm = 0 (3.62)
Lc
mb

dimb
dt
+ Lg
digb
dt
+ Vgb + Vcm =  Vdc
2
(3.63)
Now combining (3.58) { (3.63) and rearranging to eliminate the common mode voltage
Vcm, gives the following set of nine equations
Lc
pa

dipa
dt
+ Lg

diga
dt
  digb
dt

+ (Vga   Vgb) 

Lc
pb

dipb
dt
= 0 (3.64)

Lc
pa

dipa
dt
+ Lg

diga
dt
  digb
dt

+ (Vga   Vgb) 

Lc
zb

dizb
dt
=
Vdc
2
(3.65)
Lc
pa

dipa
dt
+ Lg

diga
dt
  digb
dt

+ (Vga   Vgb) 

Lc
mb

dimb
dt
= Vdc (3.66)

Lc
za

diza
dt
+ Lg

diga
dt
  digb
dt

+ (Vga   Vgb) 

Lc
pb

dipb
dt
=  Vdc
2
(3.67)
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Lc
za

diza
dt
+ Lg

diga
dt
  digb
dt

+ (Vga   Vgb) 

Lc
zb

dizb
dt
= 0 (3.68)
Lc
za

diza
dt
+ Lg

diga
dt
  digb
dt

+ (Vga   Vgb) 

Lc
mb

dimb
dt
=
Vdc
2
(3.69)

Lc
ma

dima
dt
+ Lg

diga
dt
  digb
dt

+ (Vga   Vgb) 

Lc
pb

dipb
dt
=  Vdc (3.70)
Lc
ma

dima
dt
+ Lg

diga
dt
  digb
dt

+ (Vga   Vgb) 

Lc
zb

dizb
dt
=  Vdc
2
(3.71)
Lc
ma

dima
dt
+ Lg

diga
dt
  digb
dt

+ (Vga   Vgb) 

Lc
mb

dimb
dt
= 0 (3.72)
Now, multiplying (3.64) by pb, (3.65) by zb and (3.66) by mb respectively and sum-
ming together gives,
Lc

pb + zb +mb
pa

dipa
dt
+ (pb + zb +mb)Lg

diga
dt
  digb
dt

+ (pb + zb +mb) (Vga   Vgb)  Lcd(ipb + izb + imb)
dt
= (2mb + zb)
Vdc
2
(3.73)
Using (3.55) and (3.57) in (3.73) results in,
Lc

N
pa

dipa
dt
+ (N)Lg

diga
dt
  digb
dt

+ (N) (Vga   Vgb)  Lcdigb
dt
= (N   (pb  mb)) Vdc
2
(3.74)
Dividing (3.74) by N gives,
Lc
pa

dipa
dt
 

Lc
N

digb
dt
+ Lg:
d
dt
(iga   igb) + Vgab =

N   (pb  mb)
N

Vdc
2
(3.75)
Following similar steps using (3.54), (3.57), (3.64), (3.67) and (3.70) gives,
Lc
N

diga
dt
 

Lc
pb

dipb
dt
+ Lg:
d
dt
(iga   igb) + Vgab =

(pa  ma) N
N

Vdc
2
(3.76)
Now, subtracting (3.64) from (3.75) gives,
Lc
pb

dipb
dt
=

Lc
N

digb
dt
+

N   (pb  mb)
N

Vdc
2
(3.77)
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Using (3.77) in (3.76) and rearranging the terms gives,
Vgab =

(pa  ma)  (pb  mb)
N

:
Vdc
2
 

Lg +
Lc
N

d
dt
(iga   igb) (3.78)
A similar procedure can be followed to derive the governing equations for the sub-
circuits comprising of phase b { phase c and phase c { phase a. Equation (3.79) gives the
equations for the line-to-line voltage of the parallel connected system for a three-phase
three-wire case.
Vgab =

(pa  ma)  (pb  mb)
N

Vdc
2
 

Lg +
Lc
N

d
dt
(iga   igb)
Vgbc =

(pb  mb)  (pc  mc)
N

Vdc
2
 

Lg +
Lc
N

d
dt
(igb   igc)
Vgca =

(pc  mc)  (pa  ma)
N

Vdc
2
 

Lg +
Lc
N

d
dt
(igc   iga)
(3.79)
It is easily seen that this is the same set of equations derived earlier for the line-to-line
voltage in the three-phase four-wire system in Section 3.3.1 as Equation (3.53).
Equations (3.53) and (3.79) show mathematically that parallel connected three-level
converters can be operated as a ML-PCC-VSC by appropriate selection of switch states
of each converter.
Figure 3.30 shows a representation of the voltages in a three-phase two parallel con-
nected 3L-NPC system (Figure 3.25 with N = 2 and a passive load with a oating star
point). The two parallel connected converters are operated to generate a ve-level out-
put voltage, VaNP , VbNP and VcNP , which are the voltages measured across the terminals
a NP , b NP and c NP . Figure 3.30(a) shows the voltage VaNP .
The line to line voltages are measured between the terminals a   b, b   c and c   a.
Figure 3.30(b) represents the nine-level line to line voltage Vab. In case of a three-
phase four-wire system, the load-side neutral point, n and the DC bus neutral point
NP are connected. The common mode voltage in such a system is zero. In a three-
phase three-wire system, the common mode voltage is present and represented by Vcm.
Figure 3.30(c){(d) show the phase to load-side neutral and the common mode voltage
respectively for the system under balanced operation. In general without restrictions,
the common mode voltage could assume up to thirteen voltage levels.
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Figure 3.30: Waveforms of (a) phase to DC bus neutral voltage VaNP
(b) phase to phase voltage Vab (c) phase to load-side
neutral voltage Van and (d) common mode voltage Vcm
for a three-phase two parallel connected 3L-NPC system
with a passive load with oating star point.
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4 Analysis of Circulating Currents in
ML-PCC-VSC
In the previous chapter the possibility of operating parallel connected three-level con-
verters as a ML-PCC-VSC was shown. It was seen that by proper selection of switch
states, it is possible to control the eective output terminal voltage of a parallel con-
nected converter system to output a multilevel voltage.
In this chapter, the issue of circulating currents which occurs in such a parallel converter
system is studied. The concept of circulating currents in parallel connected converters
were introduced earlier in Section 2.3.1. The study considers the case of single-phase
three-level converters connected in parallel. Extending this understanding to three-phase
systems is straightforward given that in Section 3.3, it was shown that the three-phase
parallel connected three-level converters can also be made to operate as a ML-PCC-VSC
in the same way as a single-phase system of parallel three-level converters. The eect
of circulating currents on the losses in the converter is studied. This is followed by a
review of the switch state selection for the operation of the parallel connected converter
system. Also, the application of sine-triangle modulation for ML-PCC-VSC is discussed.
The chapter is concluded by developing an algorithm for switch state selection for the
3L-NPC-VSC based ML-PCC-VSC.
4.1 Issue of Circulating Currents in Parallel Connected
Converters
In Section 2.3.1, the concept of circulating currents and cross currents in parallel con-
nected converters was introduced. In this section, the issue of circulating currents and
the reason for its occurrence in three-level converters is studied in detail. As mentioned
before in Section 2.5, the current study considers the system of parallel connected con-
verters with a common DC link (Refer Figure 2.8). Even before starting to discuss the
issues of circulating currents, the concept and denition of circulating currents must be
understood.
The term circulating currents is generally used to describe the currents that ow between
converters which are operating as a parallel connected system [26, 79, 116]. The mathe-
matical representation of this concept, following the ideas proposed in [77], is given next
for a system of N -parallel connected single-phase three-level converters.
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4.1.1 Circulating Currents in parallel connected single-phase
three-level converters
In this section, the mathematical representation of circulating currents is given which
will help in better understanding their origin for a single-phase three-level parallel con-
nected system of converters. The system of N -parallel connected single-phase 3L-NPC
converters given in Figure 3.23 in Section 3.3 is given here again for ease of reference in
Figure 4.1
n
V
dc
2
V
dc
2
L
c
V
g
V
an
i
a1
i
g
a
N
i
a2
Converter 1 Converter 2
L
c
L
c
L
c
Converter 3 Converter N
n
a
3
a
2
a
1
i
a3
i
aN
L
g
i
a
a
C
dc,t
C
dc,b
Figure 4.1: N -parallel connected single-phase 3L-NPC converters,
connected to grid.
Although Figure 4.1 considers parallel connected 3L-NPC converters, the understanding
can be extended to any parallel connected three-level converters without loss of gener-
ality.
Let the common DC bus voltage be Vdc, which is shared equally between the top DC
bus capacitor, Cdc;t and the bottom capacitor Cdc;b. The output current from each con-
verter is iax , (x = 1; 2; : : : ; N). Each converter output terminal ax, (x = 1; 2; :::; N),
is connected together to a common point a through a lter inductance, Lc. The total
output current is ia.
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During steady-state operation, the total output current ia is equal to the desired output
current ia,
ia = i

a (4.1)
Assuming that each converter is given a current reference set point of iax (x = 1; 2; :::; N).
It follows,
ia = i

a1
+ ia2 + :::+ i

aN
(4.2)
If icc;x represents the circulating current of the x
th converter,
icc;1 = ia1   ia1
icc;2 = ia2   ia2
...
icc;N = iaN   iaN
(4.3)
Also from Kircho's current law at node a,
ia = ia1 + ia2 + :::+ iaN (4.4)
From (4.1) { (4.4), it follows,
icc;1 + icc;2 +   + icc;N = 0 (4.5)
Now, if icc;xy is the circulating current that ows from the x
th converter to yth converter,
then,
icc;1 = icc;12 + icc;13 +   + icc;1N
icc;2 = icc;21 + icc;23 +   + icc;2N
...
icc;N = icc;N1 + icc;N2 +   + icc;N(N 1)
(4.6)
This can be rewritten as,
icc;x =
NX
y=1
icc;xy; icc;xx = 0 and x = 1; 2; : : : ; N (4.7)
icc;xx is the self-circulating current of the x
th converter and is equal to zero as circulat-
ing current is considered to ow only between dierent converters [77]. Also it is quite
straightforward that icc;xy =  icc;yx.
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From Figure 4.1, consider any two converters, Converter x and Converter y where
(x; y) 2 (1; 2; :::; N). Each converter can be switched to one of the three stable states,
as mentioned in Table 3.4, state '+', state '0' or state ' '. The possible combinations
of switch states are 32 = 9. Table 4.1 gives these 9 states1.
Converter x Converter y
Case A
'+' '+'
'0' '0'
' ' ' '
Case B
'+' '0'
'0' '+'
'0' ' '
' ' '0'
Case C
'+' ' '
' ' '+'
Table 4.1: Combination of switch states for two converters, Converter
x and Converter y, from the N -parallel connected 3L-NPC
converters shown in Figure 4.1.
Case A in Table 4.1 corresponds to those combinations where both the converters are
at the same switch states, (++, 00,   ). Figure 4.2(a){4.2(c) show the simplied cir-
cuit for these three switch state combinations while Figure 4.2(d) shows the equivalent
circuit for Case A.
Consider for a switching cycle duration of T , the equivalent circuit in Figure 4.2(d).
Using Kircho's voltage law,
2Lc
icc;xy
T
= 0 (4.8)
where, icc;xy is the change in the circulating current owing from Converter x to Con-
verter y. Equation (4.8) means that for Case A of Table 4.1, there is no change in the
circulating current owing between the two converters. This is quite easily understood
1Table 4.1 is the same as Table 3.5 from Chapter 3, except the dierent combinations of the switch
states are clustered together in a certain way to make sense with the circulating current analysis.
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as there is no driving voltage in the loop for the current to change during the switching
cycle duration of T .
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Figure 4.2: Simplied Circuit for Case A of Table 4.1 with Converter
x and Converter y at switch states (a) ++ (b) 00 (c)
   respectively. (d) Equivalent Circuit for Case A for
analysis.
Case B in Table 4.1 corresponds to switch state combinations where the potential dif-
ference between the two converter output terminals is 0:5 Vdc. There are four possible
combinations for the Converter x and Converter y in this case: +0, 0+, 0  and  0.
Figure 4.3(a){4.3(d) show the simplied circuits for these cases. Figure 4.3(e) gives the
equivalent circuit for switch state combinations +0 and 0 , while Figure 4.3(f) gives the
equivalent circuit for the switch combinations 0+ and  0.
Again considering the switching cycle duration of T , for the circuit in Figure 4.3(e),
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Kircho's voltage law gives,
 Vdc
2
+ 2Lc
icc;xy
T
= 0 (4.9)
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which yields,
icc;xy =
1
2

Vdc
2

T
Lc
(4.10)
Similarly considering Figure 4.3(f), Kircho's voltage law gives,
icc;xy =  1
2

Vdc
2

T
Lc
(4.11)
Equation (4.10) shows the change of circulating current icc;xy when Converter x and
Converter y are at switch state +0 or 0  while (4.11) for switch states 0+ and  0. It
is seen that the change is positive in the former case while negative in the latter. This
means the slope of the circulating current during that switching duration is positive or
negative depending on the switch state.
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Case C in Table 4.1, corresponds to the switch state combinations for Converter x and
Converter y when the potential dierence between the output terminals of the two con-
verters is Vdc. The only two switch states of Converter x and Converter y which satisfy
this condition is +  and  +. Figure 4.4(a) and 4.4(b) show the simplied circuits
for these cases. Figure 4.4(c) gives the equivalent circuit for the switch state combina-
tion, +  while Figure 4.4(d) gives the equivalent circuit for the switch combination  +.
Considering the switching cycle duration of T for the circuit in Figure 4.4(c), Kir-
cho's voltage law gives,
 Vdc + 2Lcicc;xy
T
= 0 (4.12)
which gives,
icc;xy =

Vdc
2

T
Lc
(4.13)
Similarly, for circuit in Figure 4.4(d), Kircho's voltage law gives,
icc;xy =  

Vdc
2

T
Lc
(4.14)
For the switch state combination of Converter x and Converter y being +  the change
in the circulating current icc;xy is positive while for  + it is negative. Equation (4.15)
summarizes the analysis done for the circulating current icc;xy.
icc;xy =
8>>>>>>>>>>>>>>>><>>>>>>>>>>>>>>>>:
0; Case A ! [++/00/  ]
1
2

Vdc
2

T
Lc
; Case B ! [+0/0 ]
 1
2

Vdc
2

T
Lc
; Case B ! [0+/ 0]
Vdc
2

T
Lc
; Case C ! [+ ]
 

Vdc
2

T
Lc
; Case C ! [ +]
(4.15)
The eective circulating current icc;x owing out of Converter x is the sum of the indi-
vidual circulating currents owing out of Converter x to the rest of the N  1 converters
as given by (4.6).
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4.1.2 Elimination of Undesirable Switch States
It is seen from the analysis in the previous section that for dierent switch state com-
binations, the circulating current (between any two converters in a parallel connected
three-level converter system) changes in direction and at dierent rates. The undesirable
switch states are those that can be avoided during operation so as to reduce the circulat-
ing current, without aecting the overall output voltage of the parallel converter system.
Consider (4.15), and (3.22) and (3.25) from Section 3.2.2 of Chapter 3. Any two con-
verters of the N -parallel converter system in Figure 4.1 can be considered to be a two
parallel converter system, similar to the one considered in Figure 3.8. From (3.22) it
is seen that for the ve-level output which is possible from a two parallel three-level
converter system, there are redundant switch states. In particular, Table 4.2 below
summarizes the switch states, change in circulating current and the voltage output (for
Figure 3.8 based on (4.15)).
Switch states icc;12 Van
++ 0
Vdc
2
+0
1
2

Vdc
2

T
Lc 1
2

Vdc
2

0+  1
2

Vdc
2

T
Lc
00 0
0+ 

Vdc
2

T
Lc
 +  

Vdc
2

T
Lc
0  1
2

Vdc
2

T
Lc  1
2

Vdc
2

 0  1
2

Vdc
2

T
Lc
   0  Vdc
2
Table 4.2: Switch states, change in circulating current and output
voltage for the two parallel connected three-level converter
system of Figure 3.8.
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Here, icc;12 is the change in circulating current owing from Converter 1 to Converter
2 in Figure 3.8. Van is the output terminal voltage of the parallel converter system.
For operation of the parallel connected three-level converters as a ML-PCC-VSC, it
is necessary to switch the converters through the dierent switch state combinations.
This means that circulating currents are inevitable in such an operation, although they
can be reduced by making sure that switch states that aect the circulating currents the
most are avoided. From Table 4.2 it is seen that the switch states +  and  + causes
the circulating current to change at twice the rate when compared to the switch state
combinations of +0, 0+,  0 and 0 . Also, the voltage output corresponding to these
two states of +  and  + is 0 which is possible to be achieved by selecting an alternative
switch state of 00. Also, the change in circulating current for the 00 state is 0 which is
an advantage from this point of view.
Extending this idea for the case when N -parallel connected converters are operated
as a multilevel converter, the constraint on the switch state combination for generating
each of the 2N +1 output voltage levels is that the converters are switched only to those
cases where the maximum potential dierence between the output terminals of any two
converters is 0:5 Vdc.
p z m Voltage Level
N 0 0 Level 2N
N   1 1 0 Level 2N  1
N   2 2 0 Level 2N  2
...
...
...
...
1 N   1 0 Level N + 1
0 N 0 Level N
0 N   1 1 Level N  1
...
...
...
...
0 1 N   1 Level 1
0 0 N Level 0
Table 4.3: Converter States and Voltage level with constraints for
reducing circulating current by eliminating undesirable
switch states for N -parallel connected three-level convert-
ers operating as multilevel converter.
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Table 4.3 summarizes the combination of Converter states and the output voltage level
for a N -parallel connected three-level converter system.
Here p represents the number of converters switched to state '+', z represents the num-
ber of converters in state '0' while m the number of converters in state ' '. Also in each
case, the sum of p, z and m, that is, p+ z +m = N .
Consider the N -parallel connected three-level converter system shown in Figure 4.1.
Let k be an arbitrary voltage level so that, 0  k  2N. The generalized equation
(3.35) which was derived in Section 3.2.5 is reworked to take into account the added
constraint of elimination of the undesirable states.
Let ip, iz and im be the total output currents from all converters switched to state
'+', state '0' and state ' ' respectively. The current ia is the total output current from
the N -parallel connected 3L-NPC converter system shown in Figure 4.1. As mentioned
before, p, z and m be the number of converters switched to state '+', state '0' and state
' ' respectively 2. The analysis is carried out in two regions of k.
Case (i) 0  k  N
Figure 4.5 shows the simplied equivalent circuit for this. For voltage level k, k convert-
ers are switched to state '0' while the remaining N   k converters are switched to state
' '. (Refer Table 4.3, Voltage Level 0 to Voltage Level N).
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Figure 4.5: Simplied Circuit of Figure 4.1 for Voltage level k,
0  k  N.
2It is to be noted that though p + z + m = N , p and m cannot be non-zero at the same time as it
would yield an undesirable switch state.
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This gives,
p = 0;
z = k;
m = N   k
(4.16)
Combining (4.16) with Kircho's Voltage law for the circuit in Figure 4.5 gives the
following two equations,
(0) +

Lc
k

diz
dt
+ Van = 0 (4.17)
Vdc
2
+

Lc
N   k

dim
dt
+ Van = 0 (4.18)
Kircho's Current law gives,
iz + im = ia (4.19)
Using (4.17){(4.19),
Van =

k  N
N

Vdc
2
 

Lc
N

dia
dt
(4.20)
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Figure 4.6: Simplied Circuit of Figure 4.1 for Voltage level k,
N < k  2N.
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Case (ii) N < k  2N
Figure 4.6 shows the simplied equivalent circuit for this. For voltage level k, k   N
converters are switched to state '+' while the remaining 2N   k converters are switched
to state '0'. (Refer Table 4.3, Voltage Level N+1 to Voltage Level 2N).
This means,
p = k  N;
z = 2N   k;
m = 0
(4.21)
Now combining (4.21) with Kircho's Voltage law for the circuit in Figure 4.6 yields the
following two equations,
 Vdc
2
+

Lc
k  N

dip
dt
+ Van = 0 (4.22)
(0) +

Lc
2N   k

diz
dt
+ Van = 0 (4.23)
Kircho's Current law gives,
ip + iz = ia (4.24)
Using (4.22){(4.24),
Van =

k  N
N

Vdc
2
 

Lc
N

dia
dt
(4.25)
From (4.20) and (4.25), the generalized equation for the kth voltage level of N -parallel
connected three-level converters operating as a multilevel converter is given by,
Van =

k  N
N

Vdc
2
 

Lc
N

dia
dt
; where k = (0; 1; 2; : : : ; 2N) (4.26)
4.2 Eect of Circulating Currents on Losses
The analysis on circulating currents in parallel connected three-level converters was done
in the previous section. It was shown that when the converters were switched to the
various possible switch combinations, there were circulating current paths which caused
a current dierent from the reference current to ow out from the output terminals of
the converters connected in parallel. From Figure 4.1 the net current owing out of the
terminal ax of Converter x is given by,
iax = i

ax + icc;x (4.27)
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where, icc;x is the circulating current component owing out of the converter, while i

ax is
the desired current which actually contributes to the net output current of the parallel
converter system.
In the analysis of the switch states and commutations which was done in Chapter 3,
in the Sections 3.2.2 and 3.2.3, the eect of circulating currents were ignored. In this
section, that is taken up and the eect of circulating current on the conduction and
switching losses in the system of two parallel connected 3L-NPC converters is studied.
The analysis is done for this system as it provides a proper conclusion for the analysis
done in Chapter 3. The idea can be extended for a general system of parallel connected
three-level converters and the analysis remains analogous.
4.2.1 Circulating Current Paths in Two parallel Connected 3L-NPC
converter system
The topology of the two parallel connected 3L-NPC converter (Figure 3.8) which was
discussed in Section 3.2.1 is shown above in Figure 4.7 for easy reference.
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Figure 4.7: Two parallel connected single-phase 3L-NPC converters
connected to grid.
In this section, circulating current paths are analysed for a zero output current condition,
that is iax = 0. This will give a good understanding of the nature of the circulating
currents origin and ow. The analysis also neglects the undesirable switch states, the
elimination of which was discussed in Section 4.1.2. The switch state combinations
considered after eliminating the two undesirable combination of +  and  + are given
in Table 4.4.
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Converter 1 Converter 2
Case 1 '+' '+'
Case 2 '+' '0'
Case 3 '0' '+'
Case 4 '0' '0'
Case 5 '0' ' '
Case 6 ' ' '0'
Case 7 ' ' ' '
Table 4.4: Combination of switch states for two 3L-NPC convert-
ers connected in parallel after elimination of undesirable
switch states.
Case 1 has Converter 1 and Converter 2 both switched to state '+'. The active switches
T1,1 and T2,1 of Converter 1, and T1,2 and T2,2 of Converter 2 are switched ON. Figure
4.8(a) shows the case when the circulating current ows out from Converter 1 and into
Converter 2, while Figure 4.8(b) shows the case when the circulating current ows from
Converter 2 into Converter 1.
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Figure 4.8: Circulating current path for Case 1 of Table 4.4 (a) Pos-
itive icc;1 and (b) Negative icc;1.
The circulating current path for the Figure 4.8(a) is T1,1 { T2,1 { D2,2 { D1,2. This is the
condition when the circulating current of Converter 1 referred as icc;1 is positive. The
case where icc;1 is negative is represented in Figure 4.8(b) and the path taken by the
current is D2,1 { D1,1 { T1,2 { T2,2.
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Figure 4.9: Circulating current path for Case 2 of Table 4.4 (a) Pos-
itive icc;1 and (b) Negative icc;1.
Case 2 has the Converters switched to +0. The active switches T1,1 and T2,1 of Con-
verter 1, and T2,2 and T3,2 of Converter 2 are switched ON. Figure 4.9(a) shows the
case when the circulating current ows out from Converter 1 and into Converter 2. This
is the condition when the circulating current of Converter 1, icc;1 is positive and the
current path being Cdc,t { T1,1 { T2,1 { T3,2 { D6,2. Figure 4.9(b) shows the case when
the circulating current icc;1 is negative and ows from Converter 2 into Converter 1. The
current path for this case is Cdc,t { D5,2 { T2,2 { D2,1 { D1,1.
Case 3 is the same as Case 2 but with Converter 1 switched to '0' and Converter
2 to '+'. Here, the active switches T2,1 and T3,1 of Converter 1, and T1,2 and T2,2 of
Converter 2 are switched ON. Figure 4.10(a) shows the case when the circulating current
ows out from Converter 1 and into Converter 2, while Figure 4.10(b), the case when
the circulating current ows from Converter 2 into Converter 1.
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Figure 4.10: Circulating current path for Case 3 of Table 4.4 (a)
Positive icc;1 and (b) Negative icc;1.
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The circulating current path for the Figure 4.10(a) is Cdc,t { D5,1 { T2,1 { D2,2 { D1,2.
This is the condition when the circulating current of Converter 1, icc;1, is positive. The
case where icc;1 is negative, represented in Figure 4.10(b), has the circulating current
path as Cdc,t { T1,2 { T2,2 { T3,1 { D6,1.
n
D
1,1
T
1,1
T
2,1
V
dc
2
V
dc
2
+i
cc,1
T
3,1
T
4,1
D
2,1
D
3,1
D
4,1
D
5,1
D
6,1
D
5,2
D
6,2
T
1,2
T
2,2
T
3,2
T
4,2
D
1,2
D
2,2
D
3,2
D
4,2
a
1
a
2
Converter 1 Converter 2
L
c
L
c
n
D
1,1
T
1,1
T
2,1
V
dc
2
V
dc
2
T
3,1
T
4,1
D
2,1
D
3,1
D
4,1
D
5,1
D
6,1
D
5,2
D
6,2
T
1,2
T
2,2
T
3,2
T
4,2
D
1,2
D
2,2
D
3,2
D
4,2
a
1
a
2
Converter 1 Converter 2
L
c
L
c
-i
cc,1
(a) (b)
C
dc,t
C
dc,b
C
dc,t
C
dc,b
Figure 4.11: Circulating current path for Case 4 of Table 4.4 (a)
Positive icc;1 and (b) Negative icc;1.
Case 4 has the Converters switched to 00. The two middle active switches T2,1 and T3,1
of Converter 1, and T2,2 and T3,2 of Converter 2 are switched ON. Figure 4.11(a) shows
the case when the circulating current ows out from Converter 1 and into Converter 2.
This is the condition when the circulating current of Converter 1, icc;1 is positive and
the current path being D5,1 { T2,1 { T3,2 { D6,2. Figure 4.11(b) shows the case when the
circulating current icc;1 is negative and ows from Converter 2 into Converter 1. The
current path for this case is D5,2 { T2,2 { T3,1 { D6,1.
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Figure 4.12: Circulating current path for Case 5 of Table 4.4 (a)
Positive icc;1 and (b) Negative icc;1.
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Case 5 has the Converter 1 switched to '0' and Converter 2 to ' '. The active switches
T2,1 and T3,1 of Converter 1, and T3,2 and T4,2 of Converter 2 are switched ON. Figure
4.12(a) shows the case when the circulating current ows out from Converter 1 and into
Converter 2. This is the condition when the circulating current of Converter 1, icc;1,
is positive and the current path being Cdc,b { D5,1 { T2,1 { T3,2 { T4,2. Figure 4.12(b)
shows the case when the circulating current icc;1 is negative and ows from Converter 2
into Converter 1. The current path for this case is Cdc,b { D4,2 { D3,2 { T3,1 { D6,1.
Case 6 is the same as Case 5 but with Converter 1 being switched to ' ' while Con-
verter 2 to '0'. Here, the active switches T3,1 and T4,1 of Converter 1, and T2,2 and T3,2
of Converter 2 are switched ON.
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Figure 4.13: Circulating current path for Case 6 of Table 4.4 (a)
Positive icc;1 and (b) Negative icc;1.
Figure 4.13(a) shows the case when the circulating current ows out from Converter 1
and into Converter 2, while Figure 4.13(b), the case when the circulating current ows
from Converter 2 into Converter 1. The circulating current path for the Figure 4.13(a)
is Cdc,b { D4,1 { D3,1 { T3,2 { D6,2. This is the condition when the circulating current
of Converter 1, icc;1, is positive. The case where icc;1 is negative, represented in Figure
4.13(b), has the circulating current path as Cdc,b { D5,2 { T2,2 { T3,1 { T4,1.
Case 7, the last switch combination, has Converter 1 and Converter 2 both switched
to state ' '. The bottom two active switches T3,1 and T4,1 of Converter 1, and T3,2 and
T4,2 of Converter 2 are switched ON. Figure 4.14(a) shows the case when the circulating
current ows out from Converter 1 and into Converter 2, while Figure 4.14(b) shows
the case when the circulating current ows from Converter 2 into Converter 1. The
circulating current path for the Figure 4.14(a) is T3,2 { T4,2 { D4,1 { D3,1. This is the
condition when the circulating current of Converter 1 referred as icc;1 is positive. The
case where icc;1 is negative is represented in Figure 4.14(b) and the path taken by the
current is T3,1 { T4,1 { D4,2 { D3,2.
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Figure 4.14: Circulating current path for Case 7 of Table 4.4 (a)
Positive icc;1 and (b) Negative icc;1.
4.2.2 Conduction Losses
With zero output current: Table 4.5 gives a summary of the conduction losses that
occur in the system of two parallel connected 3L-NPC converters working as a ve-level
converter for the dierent switch state combinations given in Table 4.4 with positive and
negative circulating current icc;1 owing from Converter 1 to Converter 2. This is for
the case when the net output current driven is 0, that is iax = 0; x = 1; 2.
state T1,1 D1,1 T2,1 D2,1 T3,1 D3,1 T4,1 D4,1 D5,1 D6,1 T1,2 D1,2 T2,2 D2,2 T3,2 D3,2 T4,2 D4,2 D5,2 D6,2
Positive Circulating Current icc;1
++    
+0    
0+    
00    
0     
 0    
      
Negative Circulating Current icc;1
++    
+0    
0+    
00    
0     
 0    
      
Table 4.5: Conduction Losses due to circulating current for the circuit
in Figure 4.7, for switch states of Table 4.4 when supplying
zero net output current.
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With non-zero output current: When the converters are being switched to gener-
ate a reference current, the circulating currents modify the actual current output, as
mentioned before as,
iax = i

ax + icc;x (4.28)
where, iax is the actual current output from the terminal of Converter x, (x = 1; 2 : : : ; N).
iax is the reference current or the current that actually contributes to the total output
current of the parallel connected multilevel converter system and icc;x is the circulating
current that ows out3 of Converter x. Under normal operating conditions, with meth-
ods in place to keep the circulating current to a minimum (which is dealt later in this
chapter in Section 4.3.2), without loss of generality, it can be assumed that
iax  icc;x (4.29)
Conduction losses increase with increase in current owing through the power semi-
conductor devices. This is nothing but the net current owing out of each converter,
iax . Now four possible combinations arise depending on the direction of the circulating
current icc;x and the reference current i

ax , which is given in Table 4.6.
sign(iax) sign(icc;x) loss
+1 +1 "
+1  1 #
 1 +1 #
 1  1 "
Table 4.6: Variation of losses compared to Table 4.5 with the direc-
tion of circulating current icc;x and non-zero reference cur-
rents iax .
The variation of losses with the direction of the circulating current is quite straightfor-
ward to understand as from (4.28) and (4.29) it is quite obvious that the net current
iax would increase when both the reference current i

ax and circulating current icc;x were
in same direction and iax would decrease when these two currents were in opposing
directions. This is true for all switch state combinations of the converter.
4.2.3 Switching Losses
Switching losses occur when the converters are transiting from one switch state com-
bination to another. As discussed earlier in Chapter 3, Section 3.2.3, the only switch
3The direction of icc;x is assumed to be positive when it ows out of the Converter x, see e.g. Figure
4.8, for the denition of direction of current icc;1. Then the signum-function sign(icc;x) gives +1 for
positive direction of current and  1 for the other direction.
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state transitions that occur are state '+' $ state '0' and state '0' $ state ' '. As
indicated by (4.28), for Converter x, the net output current iax , which is owing out
of the converter is dependent on the actual output current or desired current iax and
the circulating current, icc;x. The switching losses occur when this net output current
commutates between the switching devices. Similar to the case of the conduction losses,
switching losses also increase with increase in the current that commutates during the
switching process and the frequency of switching. Keeping a constant switching fre-
quency, the circulating current modies the current being commutated in the same way
as described in Table 4.6. Hence the 'loss' in Table 4.6 can be understood to rep-
resent both the conduction and switching losses and the table reects the eect that
the circulating current of a converter which is a part of a parallel connected system of
three-level converters has on that particular converter's conduction and switching losses.
Thus it is seen that, for every switch state combination, the circulating currents have a
tendency to increase or decrease the losses in the system depending on the direction of
load current ow in relation to the direction of the circulating currents itself. A sugges-
tion for a possible further scope of study would be to determine the optimal switch state
selection prioritizing reduction of conduction and switching losses based on the direction
of currents.
4.3 Switch States Selection
In the previous section, the circulating current paths and the eect it has on the sys-
tem losses was discussed. This section deals with the other improvements that can be
achieved by a reduction of the number of switching transients and minimizing circulating
current by a proper selection of switch states.
4.3.1 Selection of switch states to minimize number of switching
Switching losses relate to the amount of energy dissipated during a switching operation
(turn-on or turn-o) of a power semiconductor device. It is straightforward that switch-
ing losses can be reduced if the number of switching transients are kept to a minimum.
Although, the higher the switching frequency is, the lesser the expense for ltering of
the output current.
For the case of N -parallel connected three-level converters working as a single multi-
level converter, there are a total of 2N+1 possible voltage levels for the output terminal
voltage and 2(N+1)   1 unique switch state combinations after the exclusion of undesir-
able switch states (see Section 4.1.2). Referring to Table 4.3 it is quite obvious that each
of the 2N + 1 voltage levels may have multiple switch state combinations that can yield
the same voltage output.
Consider the case of three parallel connected three-level converters. Here, the total
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number of voltage levels is 2  3 + 1 = 7 and the total number of unique switch state
combinations is 2(3+1)   1 = 15. Table 4.7 gives the dierent switch state combinations
for each of the seven voltage levels.
Switch states Output Terminal Voltage Voltage level
+ + +
Vdc
2
Level 6
0 + +
2
3

Vdc
2

Level 5+ 0 +
+ + 0
0 0 +
1
3

Vdc
2

Level 40 + 0
+ 0 0
0 0 0 0 Level 3
  0 0
 1
3

Vdc
2

Level 20   0
0 0  
    0
 2
3

Vdc
2

Level 1  0  
0    
       Vdc
2
Level 0
Table 4.7: Switch states and corresponding output terminal voltage
for a system of three parallel connected three-level con-
verters working as a single seven-level converter.
From Table 4.7 it is seen that four of the seven voltage levels, Level 1 , Level 2 , Level
4 and Level 5 have multiple switch states possible. Without loss of generality, let
E+0 and E0  represent the average energy dissipation for a switching transition event
between state '+'$ state '0' and state '0'$ state ' ' respectively. This section delves
into the energy losses for the transition between the dierent voltage levels, for the var-
ious switching states.
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Level 6 $ Level 5 :
For the switching transitions between Level 6 $ Level 5 , there are three cases,
Case (1) : [+ + +] $ [0 + +]
Case (2) : [+ + +] $ [+ 0 +]
Case (3) : [+ + +] $ [+ + 0]
In all the three cases, there is only one converter that has a switching event, state '+'
$ state '0' while the remaining two converters have no switching event taking place.
Thus, the energy dissipation for any of the three cases is only E+0.
Level 5 $ Level 4 :
For the switching transitions between Level 5 $ Level 4 , there are nine possible
cases as listed below,
Case (1) : [0 + +] $ [0 0 +]
Case (2) : [0 + +] $ [0 + 0]
Case (3) : [0 + +] $ [+ 0 0]
Case (4) : [+ 0 +] $ [0 0 +]
Case (5) : [+ 0 +] $ [0 + 0]
Case (6) : [+ 0 +] $ [+ 0 0]
Case (7) : [+ + 0] $ [0 0 +]
Case (8) : [+ + 0] $ [0 + 0]
Case (9) : [+ + 0] $ [+ 0 0]
In the switch transitions listed above, three cases, Case (3), Case (5) and Case (7) are
dierent from the rest of the six cases. It is seen that only in these three switching
transitions, all the three converters have a switching event. In the rest of the six cases,
there is only one converter which has a switching event.
For example, consider Case (3) above which is the switching transition (0 + +) $
(+ 0 0). Here, Converter 1 switches between state '0' $ state '+' while Converter 2
and Converter 3 switch between state '+'$ state '0'. This means that the total energy
dissipation occurring for a transition (0 + +) $ (+ 0 0) is 3 E+0. This is the same
for Case (5) and Case (7) as well. In each of the other six cases, as there is only one
converter that has a switching event, the energy dissipation is only E+0.
A similar analysis can be carried out for all the remaining switch transitions. Table
4.8 gives a summary of the energy dissipation for all the thirty possible switch state
transitions for a system of three parallel connected single-phase three-level converters
operating as a seven-level converter.
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Switch state transition Total Energy Dissipation
Level 6 $ Level 5
[+ + +] $ [0 + +] E+0
[+ + +] $ [+ 0 +] E+0
[+ + +] $ [+ + 0] E+0
Level 5 $ Level 4
[0 + +] $ [0 0 +] E+0
[0 + +] $ [0 + 0] E+0
[0 + +] $ [+ 0 0] 3 E+0
[+ 0 +] $ [0 0 +] E+0
[+ 0 +] $ [0 + 0] 3 E+0
[+ 0 +] $ [+ 0 0] E+0
[+ + 0] $ [0 0 +] 3 E+0
[+ + 0] $ [0 + 0] E+0
[+ + 0] $ [+ 0 0] E+0
Level 4 $ Level 3
[0 0 +] $ [0 0 0] E+0
[0 + 0] $ [0 0 0] E+0
[+ 0 0] $ [0 0 0] E+0
Level 3 $ Level 2
[0 0 0] $ [  0 0] E0 
[0 0 0] $ [0   0] E0 
[0 0 0] $ [0 0  ] E0 
Level 2 $ Level 1
[  0 0] $ [    0] E0 
[  0 0] $ [  0  ] E0 
[  0 0] $ [0    ] 3 E0 
[0   0] $ [    0] E0 
[0   0] $ [  0  ] 3 E0 
[0   0] $ [0    ] E0 
[0 0  ] $ [    0] 3 E0 
[0 0  ] $ [  0  ] E0 
[0 0  ] $ [0    ] E0 
Level 1 $ Level 0
[    0] $ [     ] E0 
[  0  ] $ [     ] E0 
[0    ] $ [     ] E0 
Table 4.8: Energy dissipation for switch state transitions in three par-
allel connected single-phase three-level converters operat-
ing as a single seven-level converter.
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The highlighted switching transitions in Table 4.8 result in increased switching losses
due to the increased number of switching events4 taking place. In order to reduce the
switching losses, these transitions are avoided. Figure 4.15 shows the switch states
transition diagram for three parallel connected three-level converters operating as a
single seven-level converter which avoids the transitions that result in increased switching
losses.
+++
0 0 0
0 0 0   0
0 0
Level 6
Level 5
Level 4
Level 3
Level 2
Level 1
Level 0
0 0
0
0 0+ 0 0+ 0 0+
0+ +0++ 0++
Figure 4.15: Switch state transitions of three parallel connected
single-phase three-level converters operating as a seven-
level converter with only one commutation per switch
state transition.
The same logic can be easily extended to a general system of N -parallel connected three-
level converters. The idea for selection of switch state transitions is to have only one
switching event when transitions occur between two adjacent voltage levels. This implies
for a transition between two arbitrary voltage levels k1 and k2, where 0  (k1;k2)  2N,
the maximum number of switching events allowed is j (k1   k2) j.
4Switching event here is when a converter changes its switch state, '+' $ '0' or '0' $ ' '.
79
4 Analysis of Circulating Currents in ML-PCC-VSC
4.3.2 Selection of switch states to reduce circulating currents
As seen from the preceding sections of this chapter, circulating currents occur in a system
of parallel connected three-level converters operating as a multilevel converter. Section
4.1.2 dealt with ways to reduce these currents by elimination of undesirable switch states
that otherwise result in increased circulating currents. This section describes methods
to reduce the circulating currents by switch state selection based on the magnitude of
circulating currents owing out of each converter in a system of N -parallel connected
three-level converters (see Figure 4.1).
In Section 4.1.1, it was seen that the dierent switch states result in change of cir-
culating currents. Here, rstly an analysis is carried out to estimate the change in
circulating current of each converter of a N -parallel connected system of three-level con-
verters operating as a multilevel converter. This gives understanding and direction on
how the circulating currents could be reduced by switch state selection. Two possible
methods of reducing circulating currents are discussed. The rst method involves using
the predicted changes in circulating currents and choosing the switch state transitions
appropriately so as to reduce the circulating currents while the other involves extract-
ing the circulating current information from the actual measured values of the currents
owing out of the converters.
Estimation of change in circulating currents of N-parallel connected three-
level converters operating as a multilevel converter
Consider the N -parallel connected single-phase 3L-NPC converter system shown in Fig-
ure 4.1. As considered in the previous analyses, let p represent the number of converters
switched to state '+', z the number of converters switched to state '0' and m the num-
ber of converters switched to state ' '. Let k be an arbitrary voltage level so that,
0  k  2N. ip, iz, im and ia are the net output currents from converters switched to
state '+', state '0', state ' ' and the total output current from the N -parallel connected
3L-NPC converter system shown in Figure 4.1 respectively. The current ia is the desired
output current and during steady state operation,
ia = i

a (4.30)
If iax (x = 1; 2; :::; N) be the reference current set point for each converter x, then
ip =
P
x
iax 8 Converter x at state ' + '
iz =
P
x
iax 8 Converter x at state '0'
im =
P
x
iax 8 Converter x at state '  '
(4.31)
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ip, i

z and i

m represent the sum of the desired output currents from all the converters
switched to state '+', state '0' and state ' ' respectively. This implies,
ia =
NX
x=1
iax = i

p + i

z + i

m (4.32)
Also,
ip = i

p + i
p
cc
iz = i

z + i
z
cc
im = i

m + i
m
cc
(4.33)
where ipcc, i
z
cc and i
m
cc are the sum of the circulating currents owing out of all the con-
verters switched to state '+', state '0' and state ' ' respectively.
Case (i) 0  k  N
Consider the equivalent circuit of Figure 4.5 shown in Figure 4.16. Here icc represents
the net circulating current owing between the converters.
a
L
c
/z
NP
i
a
i
cc
L
c
/m
V
dc
2
Figure 4.16: Equivalent Circuit for the simplied circuit shown in
Figure 4.5 for the case 0  k  N.
For the case when the output voltage level k is between Level 0 and Level N, k converters
are switched to state '0' while the remaining N   k converters are switched to state ' '
(Refer Table 4.3, Voltage Level 0 to Voltage Level N). This implies,
p = 0;
z = k;
m = N   k
(4.34)
If T is the duration of the switching cycle, and icc is the change in the net circulating
current during this duration, using Kircho's Voltage law in Figure 4.16,
 Vdc
2
+

Lc
z
+
Lc
m

icc
T
= 0 (4.35)
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Substituting for z and m from (4.34) in (4.35) and rearranging,
icc =

k(N   k)
N

T
Lc

Vdc
2
(4.36)
The positive direction of icc is assumed to be owing out of converters at state '0' and
into the converters at state ' '. This means,
icc = i
z
cc =  imcc (4.37)
If i+cc, i
0
cc and i
 
cc represent the change in the circulating current in each converter
which are switched to state '+', state '0' and state ' ' respectively, during the switching
cycle duration of T .
ipcc = pi+cc
izcc = z i0cc
imcc = mi cc
(4.38)
Using (4.38) in (4.37) gives for 0  k  N,
i+cc = 0
i0cc =

N   k
N

T
Lc

Vdc
2
i cc =  

k
N

T
Lc

Vdc
2
(4.39)
Case (ii) N < k  2N
Consider the equivalent circuit of Figure 4.6 shown in Figure 4.17.
a
L
c
/p
NP i
a
i
cc
L
c
/z
V
dc
2
Figure 4.17: Equivalent Circuit for the simplied circuit shown in
Figure 4.6 for the case N < k  2N.
Now, for the case with the output voltage level k between Level N + 1 and Level 2N,
k   N converters are switched to state '+' while the remaining 2N   k converters are
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switched to state '0' (Refer Table 4.3, Voltage Level N+1 to Voltage Level 2N). This
means,
p = k  N;
z = 2N   k;
m = 0
(4.40)
Let icc be the change in the circulating current during the switching cycle duration
T . In Figure 4.17 using Kircho's Voltage law,
 Vdc
2
+

Lc
p
+
Lc
z

icc
T
= 0 (4.41)
Substituting for p and z from (4.40) in (4.41) and rearranging,
icc =

(k  N)(2N   k)
N

T
Lc

Vdc
2
(4.42)
In Figure 4.17 the positive direction of icc is assumed to be owing out of converters at
state '+' and into the converters at state '0'. This means,
icc = i
p
cc =  izcc (4.43)
Using (4.38) in (4.43) gives for N < k  2N,
i+cc =

2N   k
N

T
Lc

Vdc
2
i0cc =  

k  N
N

T
Lc

Vdc
2
i cc = 0
(4.44)
Equation (4.45) summarizes (4.39) and (4.44) together.
i+cc =
8>>><>>>:
0; for 0  k  N

2N   k
N

T
Lc

Vdc
2
; for N < k  2N
i0cc =
8>>>>><>>>>>:

N   k
N

T
Lc

Vdc
2
; for 0  k  N
 

k  N
N

T
Lc

Vdc
2
; for N < k  2N
i cc =
8>>><>>>:
 

k
N

T
Lc

Vdc
2
; for 0  k  N
0; for N < k  2N
(4.45)
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Estimated current based switch state selection for reduction of circulating
currents
Equation (4.45) gives the change in the circulating current during a switching cycle
duration T , for the dierent voltage levels k, where 0  k  2N, for each of the
N -parallel connected converters in Figure 4.1 operating as a multilevel converter. The
relationships given in this equation can be used to estimate the change in the circulating
currents of each converter in the parallel connected system.
Let  be an arbitrary switching instant during the operation of a N -parallel connected
converter multilevel converter system (see Figure 4.1). At the instant  the output ter-
minal voltage Van is at level k. The converters need to be switched so as to transit
from output voltage level k to voltage level k+1, where 0  (k;k+1)  2N. Now
at the instant , the current output from Converter x, (x = 1; 2; : : : ; N), is given by
iax []. Using (4.27),
iax [] = i

ax [] + icc;x[] (4.46)
At instant  + 1, the circulating current component of Converter x, icc;x[ + 1] can be
written as,
icc;x[+ 1] = icc;x[] + icc;x (4.47)
where, icc;x is the change in the circulating current of Converter x during operation
from switching instant  to + 1. Now, using (4.45),
icc;x =
8>><>>:
i+cc if Converter x is switched to state ' + '
i0cc if Converter x is switched to state '0'
i cc if Converter x is switched to state '  '
(4.48)
Now, the converter which is switched to a higher potential5 has a more positive slope of
the circulating current than a converter which is switched to a state of lower potential.
This can be deduced from (4.45), where, with everything else constant, the circulating
current slope (icc=T ) of a converter that is switched to state '+' is greater than that
of a converter which is switched to state '0' for N < k  2N. Similarly the circulating
current slope of a converter that is switched to state '0' is greater than that of a con-
verter which is switched to state ' ' for 0  k  N. This holds good irrespective of
whether k+1 > k or k+1 < k.
In order to reduce the circulating currents, the above understanding is utilized. Given
the information of k, the output voltage level at switching instant , k+1, the output
5Converter switched to state '+' is at a higher potential than a converter switched to state '0' and
converter switched to state '0' is at a higher potential than a converter switched to state ' '.
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voltage level to be switched to and the circulating current components of all the convert-
ers at switching instant , icc;x[], (x = 1; 2; : : : ; N), using (4.45), it is quite straight-
forward to estimate which converter needs to be switched to which state to reduce the
circulating current. The circulating current components, icc;x[], (x = 1; 2; : : : ; N), are
not directly measurable quantities. Rather, they are the accumulated value from the
start of operation at instant t = 0 to the switching instant .
This method has a disadvantage in that the ecacy of the estimation hinges on a good
selection of a starting point for the estimated currents and on parameter uctuations.
Reduction of circulating currents by extraction of their values from over-
sampled converter currents
Instead of estimation of the circulating currents as was the case with the previous
method, if the circulating current information were to be extracted from the measured
values of the converter currents, the circulating currents can be reduced by selecting the
switches as was discussed earlier. This is explained here.
At switching instant , (4.46) can be rewritten as,
icc;x[] = iax []  iax [] (4.49)
Here, iax [] is the measured output current of Converter x at instant  while i

ax [] is the
reference current which contributes to the total output current, ia[], from the parallel
converter system at instant  (see Figure 4.1).
In order to reduce the circulating currents, the reference current components of the
converter currents iax are subtracted from the measured output currents of the convert-
ers iax , (x = 1; 2; : : : ; N), which are then used to determine the subsequent switching of
each converter so that the circulating current build-up is reduced. This follows the idea
discussed before that a converter switched to a higher potential has a positive slope on
the circulating current than a converter which is switched to a lower potential.
Normally, in case of a sine-triangle based PWM for generation of gating pulses for
the devices in the converters, the sampling of the currents are done periodically at a
xed position on the carrier signal. There is a non-trivial time delay from the point of
sampling to the instant at which the gate signals are generated for the devices. The
eciency of this method for reducing circulating current is improved by using the latest
available measured value of the converter currents iax from which the converter current
references iax are subtracted. The following section discusses this in detail.
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4.4 Application of single carrier based sine-triangle
modulation for multilevel converters
In voltage source converters, the voltage of the DC bus capacitors is modulated to achieve
the desired fundamental voltages and currents at the converter AC terminals. The func-
tion of the modulator is to generate the necessary switching signals based on certain
user dened inputs [32]. In this section, the carrier based sine-triangle modulation and
its application for switching three-level converter based ML-PCC-VSC is discussed6. In
particular, the Phase Disposition (PD) sine-triangle PWM method is only considered
as reference as it gives rise to the lowest harmonic distortion when compared to other
disposition methods like Phase Opposition Disposition (POD) or Alternative Phase Op-
position Disposition (APOD) [23, 81].
The sine-triangle modulation was discussed in brief earlier in Section 3.1.4 for a ve-level
converter. In the following section, a method is discussed where the four carrier signals
used for the modulation of a ve-level converter can be replaced by a modied modula-
tion reference and a single triangular carrier. This idea can then be simply extended for
a general N -parallel connected three-level ML-PCC-VSC system. This method helps in
easier synchronization between multiple parallel connected converters.
The traditional multi-carrier sine-triangle modulation for a m-level converter is an ex-
tension of sine-triangle modulation for two-level converters and was proposed in [23].
For a m-level converter, a single modulating signal of frequency fm and a peak-to-peak
amplitude of Am is used with (m 1) carrier signals of frequency fc, whose peak-to-peak
amplitude is given by Ac. This was briey discussed in Section 3.1.4 before for a ve-
level converter. For a m-level multilevel converter with sine-triangle modulation, the
amplitude modulation index ma and frequency modulation index mf is given by [102]
ma =
Am
(m  1) Ac
mf =
fc
fm
(4.50)
In a multilevel converter, the overall DC bus voltage Vdc is split to produce the dier-
ent output voltage levels. For a ve-level converter which was discussed in Section 3.1,
Figure 3.1 shows this splitting of DC bus voltage.
Consider again the case of a ve-level converter based on sine-triangle modulation which
was discussed in Section 3.1.4. Figure 4.18 gives one fundamental period of the modu-
lating signal with the four carrier signals.
The carrier signals, Vc;1 to Vc;4 combined, span the entire range of  Vdc=2 to Vdc=2
6For a complete review on the principles and of dierent types of modulation techniques, please refer
Chapter 3 of [20].
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and each carrier has the same peak-to-peak amplitude, Ac = Vdc=4 as the DC bus volt-
age Vdc is assumed to be split equally amongst the capacitors (see Figure 3.1). The
modulating signal has a peak-to-peak amplitude of Am = 2  Vref;pk. This modulating
signal is compared continuously with the carrier signals and when it is greater than a
carrier signal, the active device that corresponds to that carrier is turned on and when
it is less than a carrier signal, the active device corresponding to that carrier signal is
turned o [102]. Equation (3.2) summarizes this succinctly.
Figure 4.18: Sine-triangle PWM for generating the switching pulses
for a 5L-NPC converter. Vref is the modulating ref-
erence voltage, Vc;4, Vc;3, Vc;2 and Vc;1 are the carrier
signals.
It is possible to visualize this multi-carrier sine-triangle PWM to a single carrier based
sine-triangle PWM. For a m-level converter, as (m   1) triangular carriers are used, it
is straightforward to note that the peak-to-peak amplitude of each carrier is given by
Ac =
Vdc
(m  1) (4.51)
Also,
Am = 2 Vref;pk (4.52)
Using (4.51) and (4.52) in (4.50) gives the modulation index ma for a m-level converter
as,
ma =
Vref;pk
(Vdc=2)
(4.53)
The frequency modulation index, mf remains unchanged and is given by (4.50). Previous
methods of single-carrier based sine-triangle PWM for multilevel converters involved the
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use of a single carrier with multiple modied modulation signals [115]. Here though, the
only modulation signal used in the multi-carrier based PWM is modied so that the
pulse patterns generated are identical to the multi-carrier case. Along with that another
signal is derived which corresponds to the base voltage level which is used to switch the
devices corresponding to the appropriate voltage levels.
Figure 4.19: Single carrier based sine-triangle PWM for 5L-NPC
Converter, (a) Traditional phase disposition triangle
carriers and modulating signal, (b) Single normalized
carrier with Ac = Vdc=2 and modied modulating sig-
nal V
0
ref , (c) PWM pulses generated from (b), (d) Base
voltage level signal, Vbase;lvl, has (m   1) steps, here
m = 5, (e) Terminal voltage output, Van of the 5L-NPC
Converter.
The single carrier signal is normalized so that the peak-to-peak amplitude of the carrier
remains constant irrespective of the number of levels. This means the normalized peak-
to-peak carrier amplitude ANc is given as,
ANc = Vdc=2 (4.54)
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and the relationship between the normalized peak-to-peak amplitude and the actual
peak-to-peak amplitude Ac is given by,
ANc =

m  1
2

Ac (4.55)
To maintain the same amplitude modulation index ma, the modulating signal has to be
modied. If A
0
m be the new peak-to-peak amplitude of the modulating signal,
ma =

A
0
m
(m  1)ANc

(4.56)
Using (4.55) and (4.50) in (4.56) gives,
A
0
m =

m  1
2

Am (4.57)
The base voltage level Vbase;lvl is a signal consisting of m   1 steps, where m is the
number of output voltage levels of the converter. Figure 4.19(d) gives this signal for a
5L-NPC converter whose modulating reference signal is shown in Figure 4.19(a). Vbase;lvl
signal gives the voltage levels between which the converter is switching at the instant of
operation. For example, if for a 5L-NPC, the Vbase;lvl = Level 3, that means the converter
is switching between Level 3 and Level 4. This is useful then in deciding which active
switches need to be turned o and which are to be turned on during switching events.
Vbase;lvl is derived from the original modulating reference signal Vref as,
Vbase;lvl =

m  1
2

Vref

(4.58)
The modied modulating signal V
0
ref which is compared with a single normalized carrier
of peak-to-peak amplitude Vdc=2 is derived as,
V
0
ref =

m  1
2

Vref

  Vbase;lvl (4.59)
where m is the number of output levels of the multilevel converter.
Extending idea to parallel connected three-level converters operating as mul-
tilevel converters
In the case of N -parallel connected three-level converters operating as a multilevel con-
verter, the relationship between the number of converters in parallel, N and the number
of output voltage levels m is given by7,
N =
m  1
2
(4.60)
7This is only for the case that the number of output voltage levels is odd.
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This relationship given in (4.60) can be applied to the equations derived earlier, (4.50)
{ (4.59), without loss of generality, to have a system of N -parallel connected three-level
converters operating as a multilevel converter be modulated with a single carrier based
sine-triangle modulator.
Figure 4.20 shows two cycles of the triangular carrier waveform. The sequence of events
which occur from the instant of sampling of the feedback signals by the Analog-to-Digital
conversion (ADC) unit to the updating of the compare register of the sine-triangle mod-
ulator unit is also shown. The ADC unit samples the feedback signals at the peak of
the triangular carrier, while the registers for comparison in the modulator is updated at
the instant the triangular carrier reaches its zero value.
ADC samples feedback signals
A
B
C
D
E
F
A
A
B
C
D
E
F
Conversion complete; samples sent to Main Control Unit (MCU)
MCU receives samples and starts control calculations
Calculations complete; Control outputs sent to Module Control Unit (Mod-CU)
Mod-CU receives and updates shadow registers of PWM modulator
Main PWM compare registers updated
Instances where switching of the converters occur
1/f
c
V
ref
´
0
V
dc
2
λ
λ-1
t
s
λ-2
λ+1
δ
t
s
δ+1
Figure 4.20: Sequence of events occuring during generation of modu-
lation reference for sine-triangle PWM modulator. Here
fc is the frequency of the triangular carrier. t

s and t
+1
s
are the sampling instants.
The Main Control Unit (MCU) and the Module Control Unit (Mod-CU) mentioned in
Figure 4.20 are the processing units which are required for the implementation of the
control scheme for the operation of the N -parallel connected three-level converter as a
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Multilevel converter. The description of the control methodology is given in detail in
Chapter 5. Figure 4.21 shows a schematic of these processing units required and their
interconnection.
Current and 
Voltage sense
Processing
Unit
Gate
Unit
Processing
Unit
Module Control Unit (Mod-CU)
Main Control Unit (MCU)
Feedback signals
Status signals
Reference signals
Synchronization signals
Processing
Unit
Voltage
Sense
Grid Voltage Sense Unit (GVSU)
Converter 
Currents
DC Bus
Voltage
Gating for 
Converters
Grid
Voltage
Feedback and
Status signals
Synchronization 
signals
Figure 4.21: Schematic of control and processing units required for
the operation of N -parallel connected converters as a
multilevel converter.
Each of the processing units have a triangular carrier dened which are synchronized
together by the MCU. The feedback signals which need to be sampled are the output
currents of the N -parallel connected converters, the DC Bus voltage and the grid voltage.
The Grid Voltage Sense Unit (GVSU) shown in Figure 4.21 is required when the
parallel connected converter system is operated as a grid connected multilevel converter
(Figure 4.1). This unit has a processing unit and a voltage sense unit. The main
functions of the processing unit in the GVSU are to have a triangular carrier which is
synchronized by the MCU and sample the grid voltage at the peak of the triangular
carrier as indicated in Figure 4.20 and send it to the Main Control Unit.
The Module Control Unit (Mod-CU) has three parts. The rst is the currents
and voltage sense unit which has a ADC which samples currents output from each of
the N -parallel connected converters and the DC Bus voltage at the peak of the triangular
carrier. The second part is the Processing unit. This unit is the heart of the Mod-CU.
In addition to having a synchronized carrier and generating the ADC sampling triggers,
this unit also has the additional function of deriving the nal switching states from the
reference signals received from the MCU after the control calculations are done. This is
then sent to the Gate Unit which sends the switch pulses to the power devices.
The Main Control Unit (MCU) takes care of synchronizing the triangular carriers of
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all units so that the ADCs sample the feedback signals at the same instant. On receiving
the status and feedback signals, the processing unit, in which the control methodology is
implemented, calculates the reference signals for the PWM modulator for the next cycle.
Each unit has additionally protection routines that check for possible cases of over-
voltage, over-currents and other failure conditions and perform necessary actions. As
indicated before, Chapter 5 deals with the control methodology and the functions of the
processing units in detail.
In Section 4.3.2, it was discussed that the circulating currents could be reduced by intel-
ligent switch state selection using the extracted circulating currents from oversampled
converter currents. Recalling (4.49) here,
icc;x[] = iax []  iax []
where,  indicated the switching instant. Now, in Figure 4.20, the instances where the
switching of the converters occur are indicated by   2,   1,  and  + 1. Here, the
switching at  2 and  1 use the reference signals generated from the previous carrier
cycle with sampling instant at t 1s while the switching at  and + 1 use the reference
signals generated in the carrier cycle with sampling instant at ts. With this sine-triangle
modulator, if the current which was sampled at instant ts is used for calculation of the
circulating current for switching instant  and + 1, then (4.49) should be rewritten as,
icc;x[] = iax [t

s]  iax []
icc;x[+ 1] = iax [t

s]  iax [+ 1]
(4.61)
It is seen that there is a non-trivial time elapsed from the sampling instant ts to the
switching instants at  and  + 1. In this duration, if (4.61) are used to extract the
circulating currents, the values would not be correct as the converter currents iax would
be considerably dierent from what they were at the sampling instant ts, iax [t

s]. To
overcome this issue, the ADC oversamples the converter currents and the latest available
sample is used for calculating the circulating current just before the switch state selection
routine is invoked. The next section details the switch state selection algorithm.
4.5 Algorithm for Switch state selection for Parallel
connected 3L-NPC converters
In this section, the algorithm for switch state selection for the N -parallel connected 3L-
NPC converters operating as a multilevel converter is detailed. The goal is to achieve a
multilevel voltage waveform without introducing additional distortions while achieving
reduction in the number of switching transients (Section 4.3.1) and minimizing circulat-
ing currents (Section 4.3.2).
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Consider the switching instants  and  + 1 shown in Figure 4.20. At the instant 
let the converters be switched to voltage level k and at the next switching instant +1
the converters are to be switched to voltage level k+1. The circulating current com-
ponents of each converter, icc;x[ + 1], is extracted as described in the previous section
by using the latest available sample of currents obtained by oversampling rather than
iax [t

s], the current at the sampling instant t

s (see Figure 4.20) in (4.61). These circu-
lating currents and the corresponding converter indices, x, (x = 1; 2; : : : ; N) are sent as
an array sorted by the indices, x, to the switch state selection routine. This routine also
takes in the current voltage level k and the voltage level to which the converters are to
be switched next, k+1. The switch state selection routine is described next.
Switch State Selection Algorithm8
Inputs:
{ Circulating current array and corresponding converter indices, sorted in ascending
order by the converter indices.
{ k, the current voltage level to which the converters have been switched.
{ k+1, the voltage level to which the converters need to be switched to next.
As the routine generates the switch states of the converter, it is assumed that the current
switch states of the converters are known within the routine.
The algorithm steps are given and for ease of understanding, an example of a sys-
tem of four parallel connected 3L-NPC converters operating as a multilevel converter is
considered. This system would function as a 9-level converter with the voltage levels
from 0 to 8.
Example System: Four parallel connected 3L-NPC converters operating as a 9-level
converter
For this system, let the inputs given to the switch state selection routine be as fol-
lows.
Input 1: Circulating current array
Converter Index 1 2 3 4
Circulating Current icc;1 icc;2 icc;3 icc;4
8The algorithm is executed to generate the next switch states of the converters and is invoked only in
the case where the voltage level to be switched to, k+1 is dierent from the current voltage level,
k.
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Input 2: Current voltage level
k = 5
Input 3: Next voltage level
k+1 = 7
Let the current switch states of the converters be [0 + 0 0].
STEP 1
Sort the input circulating current array in descending order of the magnitude of the
circulating currents along with the corresponding converter indices.
For the example system:
For the input array, let the magnitude of the circulating currents be,
icc;3 > icc;1 > icc;4 > icc;2
This implies after the STEP 1, the array would be,
Converter Index 3 1 4 2
Circulating Current icc;3 icc;1 icc;4 icc;2
STEP 2
Determine Number of switching allowed as Ns = jk   k+1j
For the example system:
Ns = j5  7j = 2
STEP 3
Ascertain the following two details regarding k and k+1,
1. Whether k+1 > k or k+1 < k
2. Whether 0  k+1  N or N < k+1  2N
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By ascertaining these two details, the state to which converters that have to be switched
is determined. Table 4.9 below summarizes this,
k+1 < k k+1 > k
0  k+1  N ' ' '0'
N < k+1  2N '0' '+'
Table 4.9: Determining the output state to which the converters that
have to be switched, depending on k and k+1.
For the example system:
Since for the example case, k+1 = 7 and k = 5, therefore, k+1 > k.
Also, for the four parallel connected 3L-NPC converter system considered, the num-
ber of converters N = 4 and therefore, 2N = 8. Now, it is seen that N < k+1  2N is
the condition which holds good.
Hence using Table 4.9 the converters that need to be switched have to be switched
to the output state 0+0.
STEP 4
Ascertain the next output states of all the converters.
This is the last step of the routine. Now depending on whether k+1 > k or k+1
< k, the converters to be switched are selected from the sorted array which was deter-
mined in STEP 1. While the next states of the converters are established, it is made
sure that only so many converters are switched so that the number of switching equals
Ns, determined in STEP 2.
(i) k+1 > k
Switch the converters one after the other to the appropriate state as determined in
STEP 3 [either state 0 or state +], starting from the converter with the least circulat-
ing current component rst. Continue switching converters until the number of switching
Ns is reached.
 For a converter switched   ! 0, the number of switching is 1.
 For a converter switched 0! +, the number of switching is 1.
 For a converter switched   ! +, the number of switching is 2.
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(ii) k+1 < k
Switch the converters one after the other to the appropriate state as determined in
STEP 3 [either state 0 or state  ], starting from the converter with the maximum
circulating current component rst. Continue switching converters until the number of
switching Ns is reached.
 For a converter switched +! 0, the number of switching is 1.
 For a converter switched 0!  , the number of switching is 1.
 For a converter switched +!  , the number of switching is 2.
For the example system:
 The current states of the converters were assumed to be [0 + 0 0].
 From STEP 1 the sorted array is available
 From STEP 2 the number of switching Ns = 2.
 From STEP 3 switching is to be done to state +.
 Also, k+1 > k [STEP 3].
Following the instructions detailed in STEP 4 above, the converter with the least cir-
culating current is rst chosen for marking to be switched to state +. In this case it is
Converter 2.h
0 + 0 0
i
!
h
0 + 0 0
i
As the converter is already in state +, the number of switching done is 0.
The next converter with the least circulating current component other than Converter
2 is Converter 4. Hence this converter is marked to be switched to state +.h
0 + 0 0
i
!
h
0 + 0 +
i
.
The number of switching done is 1. Hence one more switching should be done as Ns = 2.
The next converter with the least circulating current component is Converter 1. This
converter is marked to be switched to state +.h
0 + 0 +
i
!
h
+ + 0 +
i
.
The number of switching done here is 1 and the total number of switching is 2 which is
equal to Ns.
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Hence the next output states of the converters for the example considered from con-
verter states [0 + 0 0] is [+ + 0 +]. With this example it is easy to understand how the
algorithm is implemented to determine the switch states of the converters.
Figure 4.22 summarizes the algorithm described above.
Inputs:
1. Circulating current 
array with converter 
indices
2. kλ and kλ+1 ; the 
current and next voltage 
level
kλ = kλ+1 ? E
YES
NO
Sort circulating current 
array in descending order 
of its magnitude and save 
converter indices
kλ > kλ+1 ?
YES NO
0 ≤ kλ+1 ≤ N ? 0 ≤ kλ+1 ≤ N ?
Number of Switchings 
(Ns):
Ns = |kλ+1 - kλ|
Switch converters 
to '-' from sorted 
list starting from 
first till Ns is
reached
Switch converters 
to '0' from sorted 
list starting from 
last till Ns is
reached
Switch converters 
to '0' from sorted 
list starting from 
first till Ns is
reached
Switch converters 
to '+' from sorted 
list starting from 
last till Ns is
reached
E
Send converter 
switch states to 
gate signal 
generation routine
YES NO YES NO
Figure 4.22: Flowchart of the state selector algorithm.
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The output switch states thus determined by the routine is then given to the gate units
which switch the appropriate devices of the converters to establish the desired states and
thereby the output voltage level of the parallel connected multilevel converter system.
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3L-NPC-VSC based ML-PCC-VSC
The previous chapter dealt with the analysis of the circulating currents and the methods
of reducing it. Figure 4.21 gave a schematic of control and processing boards required for
the operation of ML-PCC-VSC. In this chapter, the main control algorithm, simulation
and practical verication of three-level converters based ML-PCC-VSC are discussed in
detail.
The rst section discusses the dierent modules that comprise the core control block
for operation of a system of N -parallel connected converters as a multilevel converter.
The synchronous reference frame (d-q) control structure is considered for this work. The
section is concluded with the description of the overall control scheme.
Here it is important to keep in mind that this thesis focuses more on the introduction,
analysis and implementation of a new way of operating parallel connected three-level
converters as a multilevel converter. Hence, the basic methods of implementing current
and voltage control for the multilevel operation of the parallel converters are only used.
Appropriate references are provided where in-depth analysis of applied schemes of con-
trol of grid connected converters have been carried out.
The second section starts with the specications of the test system. A case of three
parallel connected single-phase three-level converter connected to a single-phase grid
(see Figure 4.1, N = 3) is considered as the system under study. The simulation results
of the same are presented and discussed. This is followed by the description of the ex-
perimental set-up and the power circuit scheme in the subsequent section. The control
boards, their interconnection with the power-part and their functions are described. The
experimental results are then discussed.
The fourth section describes a possible application of the parallel connected convert-
ers based multilevel converter as an active lter. The simulation results are presented
and a comparison is drawn on the advantages of such a system compared to a traditional
system. The last section gives a summary of the chapter.
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5.1 Control structure for Multilevel operation of parallel
connected converters
In this section, the control structure for the operation of parallel connected three-level
converters as a multilevel converter is described. The N -parallel connected single-phase
3L-NPC converters operating at the grid shown in Figure 4.1 is the topology considered.
This parallel system of converters are controlled so as to operate as a single (2N + 1)-
level converter. The control blocks and ideas described are for a grid connected converter
system but the basic idea remains the same even when the converter has to be operated
as a standalone system.
Phase Locked Loop (PLL)
The phase locked loop is one of the most important modules in the control structure of
the converter system. In particular, the proper synchronization of the converter output
voltage with the grid is an aspect to be considered while implementing a grid connected
converter [87]. The synchronization of the converter to the grid voltage necessitates the
knowledge of the vector position of the grid voltage at the point of common coupling
[62]. There are a variety of ways to implement a PLL and more information can be
found about these methods in [62]. Reference [34] deals with a comparative study of
three-phase and single-phase PLL algorithms while in [94], the performance of dierent
algorithms for single-phase systems are evaluated.
In this work, the system considered is a single-phase grid connected converter for which
the Transport Delay-Based PLL is implemented. Reference [101] dedicates an entire
chapter for synchronization of single-phase systems and also describes the fundamentals
of the PLL being used here.
Current Control
There is a variety of methods to establish current control for a grid connected converter
system. The mathematical description of the converter is mandatory to be known before
a proper method of control can be chosen and implemented. For a three-phase system,
such a description can be done in the natural three-phase coordinates (a-b-c), in the
stationary reference frame (-) or in the synchronous reference frame (d-q). Reference
[54] describes the fundamentals and the basics principles.
The application of the ideas of three-phase theory to single-phase systems has been
well researched and mathematical descriptions of the single-phase converter has been
handled in [118] and [71]. The control methods based on these ideas generally involve
the creation of a virtual or ctitious orthogonal phase to create a two-phase from the
original single-phase system. Following these ideas, the system under consideration in
this work is modelled in synchronous reference frame with a d-q based current control.
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Voltage Control
The average DC bus voltage has to be maintained constant for the operation of the
converter. There are many applications of power converters like power rectiers, front
end converters for renewable energy sources, active lters, static reactive power compen-
sators, electric drives etc. In all these applications, the importance of a constant average
DC bus voltage cannot be overstated irrespective of whether the converter functions as
an inverter or rectier. The control of the DC bus voltage is achieved either by control
of the energy exchanged with the grid or by a DC-DC converter [101].
Control Structure Schematic
Figure 5.1 shows the control structure schematic. The voltage and current controls
are implemented using PI controllers. The outer loop is the DC bus voltage control
loop. The DC voltage feedback Vdc is compared with the reference value V

dc and this
is given as the input to the PI controller. The output of the PI controller is the active
current reference that should be drawn from the grid to maintain the DC bus voltage at
the specied reference. This active current reference is indicated as id, the d-axis current
reference1. Depending on the application of the converter, the references for the q-axis
is generated.
In Figure 5.1 iqx , (x = 1; 2; : : : ; N), are the q-axis reactive current references for the
N -converters connected in parallel. Each converter contributes equally for the net ac-
tive current reference id, indicated by i

dx
, (x = 1; 2; : : : ; N). The single-phase AC current
and voltages are transformed to the d-q domain rst by converting the single-phase quan-
tities to - and then followed by a transformation of - to d-q domain.
Also, iax , (x = 1; 2; : : : ; N) are the 50 Hz reference currents which are used in accordance
with (4.61) to calculate the circulating currents. These references along with the modu-
lating reference, Vref , output from the current controller, are sent to the Module Control
Unit (see Figure 4.21) for further processing and gate signal generation as discussed in
Section 4.4 of Chapter 4.
The design of the PI controllers are done using the symmetric optimum method to
start with, which is a very well known and popular method. References [101, 8, 96, 97]
describe the design of PI controllers. The values obtained for the control parameters are
then ne tuned so as to account for the practical model deviations and tolerance levels
of the system.
1In the synchronous reference frame modelling, the grid phasor is assumed to align along the d-axis
making it the active current axis [108].
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Figure 5.1: Control structure schematic for the operation of N -parallel connected converters
as a multilevel converter.
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5.2 Simulation of 3L-NPC converters based
ML-PCC-VSC
In this section, simulation results of the parallel connected three-level converter to op-
erate as ML-PCC-VSC are presented. The control structure proposed in the preceding
section is used to develop the simulation model. Firstly, the operation of the paral-
lel connected system as a multilevel converter is simulated. Subsequently, harmonic
compensation techniques are incorporated into the existing control structure for the ap-
plication as an active lter. The number of parallel connected converters is set to three
so that when operated as a multilevel converter, the system functions as a seven-level
single-phase grid connected converter.
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Figure 5.2: Three parallel connected single-phase 3L-NPC convert-
ers, connected to grid.
Figure 5.2 shows the simulation model of the power circuit of a system of three parallel
connected 3L-NPC converters which are operated as a multilevel converter. Lc is the
converter side inductance. The nodes a1, a2 and a3 are the output terminals of the three
converters, Converter 1, Converter 2 and Converter 3 respectively. Vg represents the
grid voltage while Vdc is the DC bus voltage. The currents owing out of the converters
are represented by ia1 , ia2 and ia3 while the net output current owing into the grid is
denoted by ig. Table 5.1 gives the summary of the values and ratings of the system
components and elements.
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Parameter Value
Grid Voltage (Vg) 15:5 Vrms
Grid Frequency (1=Tg) 50 Hz
Triangle Carrier Frequency (fc) 32 kHz
Rated Output current per converter 12 Apk
DC bus Voltage reference (V dc) 48 V
Grid side Inductance (Lg) 3 H
Converter side Inductance (Lc) 42 H
DC Bus top capacitor (Cdc;t) 6600 F
DC Bus bottom capacitor (Cdc;b) 6600 F
Table 5.1: Parameter values for simulation of three parallel connected
single-phase 3L-NPC-VSC operating as a multilevel con-
verter connected to the grid.
The series connected capacitors, Cdc;t and Cdc;b form the DC bus. The node a is the
point of common coupling. Node n is the grid neutral point while node NP represents
the DC bus mid-point. During operation, the grid neutral is connected to the DC bus
mid-point. The three parallel connected single-phase 3L-NPC-VSCs share a common
DC link.
Simulation of parallel connected converters operating as Multilevel converter
The simulation is done in MATLAB-SimuLink, with the converter system being fed
with a reactive load current reference being set for the individual converters connected
in parallel. The references are set as iqx , (x = 1; 2; 3)
2. The DC bus voltage reference is
set as V dc.
Figure 5.3 shows the terminal voltages of the three converters during steady state oper-
ation and the equivalent multilevel converter voltage generated by operating the three
parallel connected converters as a seven-level converter.
2A typical grid connected converter application like a static compensator for reactive current compen-
sation would involve the converter supplying the q-axis reactive currents of the load.
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Figure 5.3: Terminal voltages and equivalent mutltilevel output volt-
age. (a) Va1NP , (b) Va2NP , (c) Va3NP , (d) VaNP .
Figure 5.4: Output currents. (a)-(c) Converter currents ia1-ia3 , (d)
Total Current, ia.
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The terminal voltages of the converters switch between the three voltage levels of +Vdc=2,
0 and  Vdc=2. Here the voltage controller charges and maintains the DC bus voltage at
48 V.
Figure 5.4(a){(c) show the current output from the parallel connected converters, ia1 ,
ia2 and ia3 . The net output current owing into the grid is ig which is shown in Figure
5.4(d). The converter currents comprise of the 50 Hz current component which is de-
ned by the q-axis reference input, the circulating current component and the harmonic
component which is produced due to the switching of the converters.
Figure 5.5 shows the FFT plots of Converter 1 voltage shown in Figure 5.3(a) and
the equivalent multilevel output voltage, Figure 5.3(d).
Figure 5.5: FFT of (a) Converter 1 Voltage, Va1NP , shown in Figure
5.3(a), (b) Equivalent multilevel output, VaNP , shown in
Figure 5.3(d).
The eective switching frequency of the parallel connected system is 32 kHz which is
fc, the carrier frequency used. This is seen in the harmonic spectrum shown for the
equivalent multilevel output voltage in Figure 5.5(b). Each of the parallel connected
converter has an eective switching frequency of fc=3 which is 10:66 kHz which appears
in the harmonic spectrum of the converter voltage shown in Figure 5.5(a).
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Figure 5.6: Grid Current being supplied by only Converter 1. (a)-(c)
Converter currents ia1-ia3 , (d) Total Current, ia.
Figure 5.7: Single cycle of currents shown in Figure 5.6, (a) Con-
verter 1 current, ia1 and (b) Total current, ia.
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Figure 5.6(a){(c) show the output currents of the converters with only the Converter 1
q-axis reference iq1 being set the rated current reference. Figure 5.6(d) shows the grid
current for this case. Here the active current required to maintain the DC bus voltage
is drawn from the grid equally by the converters while the reactive currents of each
converter is specied by the input references iq1 till i

q3
. This in eect means that if
three-level converters of dierent ratings were connected in parallel, it would be possible
to operate the system as a multilevel converter and have each converter supply currents
as specied by their input references. This provides exibility for operation with equal
or unequal load sharing by the parallel connected converters. Figure 5.7 shows a single
cycle of the Converter 1 current and grid current.
It should be noted that in a single-phase system, symmetrical regular sampled PWM
retains the odd baseband harmonics in the output voltage [46]. Coupled with the dead-
time eects which are more pronounced at higher switching frequencies, this increases
the lower order harmonics in the output current as seen in Figure 5.8.
Figure 5.8: FFT of (a) Converter 1 current, ia1 , of Figure 5.7(a), (b)
Total current,ia, of Figure 5.7(b).
Thus it is seen in Figure 5.7 that the ripple content of the grid current is markedly
lesser than the ripple present in the converter current. This is reected in the harmonic
spectrum of the converter and grid current in Figure 5.8. The lower order odd harmonic
components present in the converter currents can be reduced by implementing harmonic
control strategies which is discussed next.
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Harmonic control
In renewable energy applications like photovoltaic or wind energy systems, usually volt-
age source converters are used to couple an AC grid with a DC voltage link. The
presence of undesired harmonics in AC grid side currents, in such applications would
have a detrimental eect on the quality and eciency of the system [54].
There have been various methods proposed for implementing harmonic monitoring and
control in [95]. Multiple Synchronous Reference Frames (MSRF) based harmonic control
strategies have been discussed in detail in [101]. In this thesis, the scheme of harmonic
compensation based on synchronous d-q frames as detailed in [101] has been used. PI
based controllers have been applied. Figure 5.9 shows a schematic adapted for imple-
menting an nth-harmonic controller.
Figure 5.10: (a) Current ia before lower order harmonic compensa-
tion, (b) FFT of ia before compensation, (c) Current
ia with lower order harmonic compensation, (d) FFT
of ia after compensation.
The phase angle n is required for extracting the n
th-harmonic current from the feedback
currents using d-q transformation. The ind and i
n
q are generally kept at zero in order to
eliminate the nth-harmonic current completely from the output current. The harmonic
control structure can be implemented for as many order of harmonics that need to be
controlled or eliminated as required by specications and bounded by the switching
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frequency of the converter. Figure 5.10 shows the grid current with and without lower
harmonic compensation. Here, the compensation of odd harmonics from 3rd to 11th have
been implemented. The eect is a substantial improvement of the grid current quality
as evidenced by Figure 5.10(a) and Figure 5.10(c) with the THD improved by around
70%. The converters are all supplying rated current.
5.3 Experimental verication of three-level converters
based ML-PCC-VSC
In this section, the practical implementation of the proposed scheme of operating parallel
connected three-level converters as a ML-PCC-VSC is carried out. The simulation results
which were presented in the preceding section are veried by setting up a test bench.
Figure 5.11 shows a photograph of the experimental set up used in the laboratory.
Figure 5.11: Experimental Test set up in laboratory.
The implementation is that of three 3L-NPC converters connected in parallel and oper-
ated to function as a single seven-level single-phase grid connected converter as shown
in Figure 5.2. The distribution of control which was discussed in Section 4.4 (Figure
4.21) is implemented using three controller boards as indicated in Figure 5.11 above.
The Power Part shown in the gure includes the DC Bus capacitors and the three par-
allel connected 3L-NPC converters. Figure 5.12 shows a schematic of the laboratory
testbench.
The control structure, Figure 5.9, is implemented in the DSP embedded controller unit
in the Main controller (MCU). The synchronization routines and communication pro-
tocols are established in the FPGA of the MCU. The grid voltage measurement board
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(GVSU) and the Module control Unit (Mod-CU) are synchronized with the MCU and
send the feedback signals to the MCU for processing. The feedback signals include the
DC Bus voltage, the converter output currents and the grid voltage measurement.
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Figure 5.12: A block schematic representation of the laboratory test
bench setup. The dierent control boards and the dis-
tribution of control tasks for the implementation is also
given.
The references and control signals that are generated after the control procedure are
then sent back to the Mod-CU. Here the state selection algorithm, discussed in Section
4.5, is implemented. This is then followed by the gate signal generation. Each controller
unit also has protection and safety turn-o routines programmed to handle over-voltage
and over-current conditions. The functions of these units were discussed in Section 4.4
earlier in Chapter 4.
The user interface and monitoring module is present on a computer. The communication
between the MCU and the user interface is established through the serial communication
interface.
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Measured Quantity Description
Vg Grid Voltage measured w.r.t grid neutral
Va1NP Output voltage of Converter 1
Va2NP Output voltage of Converter 2
Va3NP Output voltage of Converter 3
VaNP Eective output voltage of the ML-PCC-VSC
Van Output voltage measured w.r.t grid neutral
ia1 Output current of Converter 1
ia2 Output current of Converter 2
ia3 Output current of Converter 3
ia Total output current of the ML-PCC-VSC
Table 5.2: Quantities measured for the laboratory implementation of
the three parallel connected 3L-NPC based single-phase
ML-PCC-VSC.
Table 5.2 gives the list of quantities measured for the laboratory implementation of the
3L-NPC-VSC based ML-PCC-VSC. The node NP represents the mid-point of the com-
mon DC bus of the three parallel connected converters while node n represents the grid
neutral point. During operation, the grid neutral is connected to the DC bus mid-point.
It should be noted that the voltage Van is the actual measured quantity while the voltage
VaNP is the eective output voltage of the ML-PCC-VSC and is a derived quantity. The
FFT spectrum of the voltages and currents mentioned in the table that are of interest
have also been measured and presented.
Figure 5.13 shows the grid voltage Vg in the laboratory set-up and its FFT. It is seen
that the grid voltage in the lab has odd harmonic content present (approximately 3rd
harmonic, 0:5%, 5th harmonic, 1%, and 7th harmonic, 2%) and is not the ideal sine
voltage waveform.
Figure 5.14 shows the terminal voltages Va1n, Va2n and Va3n of the three parallel con-
nected three-level converters (see Figure 5.2) while they are operated as a seven-level
converter. VaNP shown in the gure is the equivalent multilevel output waveform. The
practical output veries the simulation output waveform which was presented earlier in
Figure 5.3.
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Figure 5.13: Grid voltage Vg waveform present in the laboratory set-
up and its FFT.
Figure 5.14: Terminal Voltages Va1NP , Va2NP , Va3NP of the three
converters and the equivalent multilevel output VaNP .
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Figure 5.15 shows a more detailed view of the switching waveform of the terminal voltages
presented in Figure 5.14. The switching of the converters and the equivalent output
voltage level of the multilevel output waveform can be seen to be in accordance with the
discussions presented in the analysis of the circuit in Section 4.3, Table 4.7 and Figure
4.15.
Figure 5.15: Detailed view of the waveforms shown in Figure 5.14.
Figure 5.16: Waveforms of converter and total currents with each
converter given a reactive current reference of 0:7 pu.
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Figure 5.16 shows the output currents of the converters ia1 , ia2 and ia3 and the total
current, ia. The q-axis references for the three converters are set at 0:7 pu. The result
validates the simulation result of Figure 5.4.
The harmonic spectrum of the converter terminal voltage Va1NP and the equivalent
multilevel output voltage, VaNP , is shown in Figure 5.17. As it was observed in the sim-
ulation, Figure 5.5, the converter switching frequency is at 10:66 kHz while the equivalent
multilevel output has an eective switching frequency of 32 kHz.
Figure 5.17: Waveforms and the harmonic spectrum of the converter
terminal voltage Va1NP and the equivalent multilevel
output voltage, VaNP .
Figure 5.18 shows the operation of the system with Converter 1 given a reactive current
reference, iq2 = 0:6 pu while for Converter 2 and Converter 3, i

q2 and i

q3 are given 0. In
Figure 5.19, the q-axis reference input to Converter 1, iq1, is increased to output rated
current. The gure conrms the simulation result obtained in Figure 5.6.
In Figure 5.19, the waveform Van is measured across the common node a and the grid
neutral, n. The eect of multilevel switching is observed on this waveform. The circu-
lating component of the ripple current present in the converter current ia1 is absent in
the grid current, ia, and hence the ripple in this current is substantially lesser than the
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converter current, validating the result obtained in the simulation, Figure 5.7.
Figure 5.18: Waveforms of converter and total output currents with
only Converter 1 contributing to the output.
Figure 5.19: Waveforms of one cycle of voltage Van, Converter 1 cur-
rent, ia1 and total current ia. Converter 1 alone supply-
ing 1 pu current.
Figure 5.20 shows the operation before and after lower harmonic compensation is en-
abled. The converters each supply 0:7 pu of the rated current. This result validates the
117
5 Control and Operation of 3L-NPC-VSC based ML-PCC-VSC
simulation result obtained for harmonic compensation.
Figure 5.20: Waveforms of total output current, ia, with and without
lower order harmonic compensation enabled. Each con-
verter supplies 0:7 pu of the rated current. Waveform
of Converter 1 current, ia1 is also shown.
5.4 Application of ML-PCC-VSC as an Active Filter
In this section, a simulation is carried out to evaluate the eectiveness of using a ML-
PCC-VSC as active lter. The study considers a particular issue in a single-phase railway
system. A model representation is shown in Figure 5.21, where the specication is for
controlling a particular harmonic component of current in the frequency range of 15 kHz
to a minimum while having the semiconductor device switching frequency be not more
than 20 kHz.
A traditional active lter, based on a 3L-NPC-VSC will not be able to meet both
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the specications, as by satisfying the switching frequency limit, the eectiveness of
the compensation of 15 kHz component is constrained by the sampling theorem. So, a
ML-PCC-VSC based active lter is attempted as an alternative, to meet the specica-
tions. The section is concluded by summarizing the advantages and disadvantages of
this system with respect to the traditional 3L-NPC-VSC based system.
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Figure 5.21: A model representation of the railway system
considered.
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The transformer is single-phase 400 V = 400 V = 230 V, typically rated at around 200
KVA. The grid frequency is 162
3
Hz. The active lter for compensating the harmonic
current is connected to the auxiliary winding of the transformer. Figure 5.22 shows the
block diagram of the power part for a ML-PCC-VSC system of three parallel connected
single-phase 3L-NPC-VSCs operating as active lter. The converter is operated with a
control frequency of 100 kHz so that the switching frequency of each switching device
is 16:667 kHz. The load is modelled as a current source which has fundamental and
harmonic components. The active lter has to supply the compensating current so that
the harmonic component with a frequency of 15:05 kHz does not ow into the grid. A
traditional d-q based harmonic control scheme similar to what has been discussed in the
previous section, (Figure 5.9) is implemented. The order of harmonic current required
to be compensated is 903 (903 162
3
' 15050 Hz).
Figure 5.23: Waveforms of grid current ig of ML-PCC-VSC active l-
ter for compensating 15:05 kHz current harmonic. (a)
Before compensation, (b) A more detailed view of por-
tion of (a), (c) After compensation, (d) A more detailed
view of portion of (c).
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Figure 5.23 shows the grid current ig before and after compensation of the 15:05 kHz
current component. For the case being considered, the fundamental component (162
3
Hz) of the load current is 100 A (il1 = 100 A), while the 903
rd harmonic component
has a magnitude of 2:3 A (ilh = 2:3 A) which has to be minimized
3. Figure 5.24 shows
the portion of FFT around the 15 kHz region of the grid current, before and after the
harmonic compensation.
Figure 5.24: FFT of grid current, ig for the ML-PCC-VSC active
lter compensating 15:05 kHz current harmonic. (a)
Before compensation (b) After compensation.
The ML-PCC-VSC based active lter is able to compensate close to 97% of the 15 kHz
component as seen from Figure 5.24. It is seen however that there is a slight increase in
the current harmonics that are the immediate side-band to the 903rd harmonic, (902nd
and 904th). Further research on other possible harmonic control methods is necessary.
This observation notwithstanding, it is seen that the ML-PCC-VSC based active lter is
capable of meeting the specication of compensating 15:05 kHz harmonic current even
while the switching frequency of the devices is kept below 20 kHz.
For an active lter based on a traditional 3L-NPC-VSC to perform equally as the above
ML-PCC-VSC based active lter, the converter operating frequency would need to be
increased substantially. To compensate a current in the order of 15 kHz, a switching
frequency in the range of 35{50 kHz would be necessary for an active lter based on a
3L-NPC-VSC. The high losses incurred due to such operation implies an uneconomic
derating of the converter and hence a non-viable solution.
3Generally the exact specication would be given, but here the simulation is done to see to what extent
a compensation is possible.
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Thus to summarize the simulation results, the ML-PCC-VSC based active lter is able
to successfully compensate most of the 15 kHz harmonic current. Scaling up the sys-
tem by having more converters in parallel leads to a further reduction of the average
device switching frequency. The challenge in using the ML-PCC-VSC active lter is the
requirement of high control frequency. The simulation only shows the viability of the
topology for meeting the constraints set by the specications. In a practical implemen-
tation, further thought must be put into the design of control methodology for eective
compensation of the desired higher order harmonics. Strategies based on dead-beat con-
trol, with fast response times [101], could be interesting as a starting point.
Despite the simplicity and easy design that an active lter based on a single-phase
3L-NPC-VSC oers, it is not a viable option to meet the specications. The limited
switching frequency, the constraints on the switching speed of the power semiconductors
and the parasitics in the converter (e.g. stray inductance) limit the maximum frequency
of the harmonic current that can be compensated, to a distinctly lower value compared
to the ML-PCC-VSC.
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This thesis has presented a novel way of operating parallel connected three-level con-
verters as a multilevel converter (ML-PCC-VSC). The work was carried out in three
major steps:
 Formulation of concept,
 Mathematical description and modelling,
 Simulation and experimental verication.
In Chapter 2, the state of the art of multilevel converter topologies and parallel operation
of inverters is presented. The motivation for investigating the possibility of operating
parallel connected converters as a multilevel converter resulted from the combination of
the basic considerations:
 Increase of power by paralleling converters and phase legs, and
 Reduction of harmonic distortion.
However, if parallel connected VSCs or phase legs operated on a common DC link are
switched at dierent time points, the resulting inherent circulating currents have to
be limited by additional or increased inductive components and a smart modulation
scheme. In this work, most of the investigations are realized for a parallel connection of
single-phase three-level converters with a common DC bus.
To mathematically validate the proposed scheme the analysis of a traditional multilevel
converter (5L-NPC-VSC) was carried out rst so as to have a rm understanding of a
state of the art topology. The diode-clamped converter, despite being one of the most
robust and popular multilevel topologies, is almost always used in its three-level form.
The investigation of the commutations and switch states of the 5L-NPC-VSC revealed
the main reason for higher level diode-clamped multilevel converters not being popular
| the quadratic increase in the number of clamping diodes of same rating required with
respect to number of output voltage levels. Further problems are the corresponding large
stray inductances and additional expense for the balancing of the DC link capacitors.
This makes the traditional diode-clamped converter non-viable as the number of output
voltage levels increase. Next the case of two parallel connected 3L-NPC converters was
considered. The various switch state combinations and the subsequent mathematical
analysis showed that the terminal output voltage from this system of 3L-NPC based
Multilevel-Parallel Connected Cell-Voltage Source Converter (ML-PCC-VSC) can be
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made to follow the same output as a traditional ve-level converter.
The possibility of operating a 3L-NPC-VSC based ML-PCC-VSC circumvents the prob-
lems of applying the diode-clamped topology for higher level multilevel converters. Un-
like the latter, the increase in the clamping diode requirement is linear for the 3L-NPC-
VSC based ML-PCC-VSC. The commutation analysis also showed that even with the
increase in number of parallel connected converters, the voltage stresses on the clamping
diodes of all the converters remain the same and are equal. Additionally, the concept of
the ML-PCC-VSC is generic that it can be applied to any parallel connected three-level
converter system.
The analysis which was done for the single-phase two parallel connected three-level
converters was then extended to generic N -parallel connected single-phase and three-
phase systems. In the latter, the case of three-phase three-wire and three-phase four-wire
systems were considered separately. The governing equations derived showed that both
in single-phase and three-phase, a system of N -parallel connected three-level converters
can be made to operate as a 2N+1-level ML-PCC-VSC by choosing the appropriate
switch states.
The issue of circulating currents is an important point in the investigation of parallel
connected converters. Circulating currents cannot be avoided but should be controlled
as they lead to increased stresses on the devices and require an additional expense of
inductive components for limitation. The circulating current analysis was done in Chap-
ter 4 for the ML-PCC-VSC. First, the source of circulating currents and their relation
to the switch states were studied. This led to the identication of switch states that
if avoided, could minimize the circulating currents without compromising the output
voltage. The eect of circulating currents on the losses of the ML-PCC-VSC system was
also considered.
The overall analysis of the switch states and circulating currents showed the possibility of
reduction of these currents by an intelligent choice of switch states. The switching losses
in the system depend on the number of switching transients and switching frequency.
Hence, the eect of switch state selection on the number of switching was studied. The
idea to minimize the number of switching transients and the circulating currents led
to development of an intelligent switch state selection algorithm for the ML-PCC-VSC.
Next the sine-triangle modulation as applied to the ML-PCC-VSC was looked into. The
method for applying a single-carrier based sine-triangle modulation instead of the often
used multi-carrier based approach was discussed.
As the last step, the simulation and experimental verication of the proposed scheme
for two example applications was done. For this, the control structure for implementing
the scheme was introduced briey rst. The synchronous reference frame (d-q) based
control scheme was chosen due to its ease of implementation and its proven attractive
features for grid connected converters. The simulation of single-phase three parallel con-
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nected 3L-NPC-VSC based ML-PCC-VSC was carried out with Matlab-SimuLink. A
laboratory test set up was realized based on the simulated system. A harmonic control
scheme was also implemented. The experimental investigations validated the simulation
results.
As a comparative study between a traditional three-level converter and the ML-PCC-
VSC, a simulation of an active lter for a railway application was carried out. The
specications required to compensate high frequency harmonic current (in the order of
15 kHz). The result showed advantages of the ML-PCC-VSC based active lter com-
pared to the traditional 3L-NPC-VSC based active lter.
The proposed scheme of the ML-PCC-VSC has some very interesting and denite ad-
vantages over existing state of the art converter technologies. Potential applications are
e.g. in medium voltage where typically the switching frequencies are limited by the high
switching losses (e.g in 2:3 kV { 4:16 kV 3L-NPC-VSC). There is immense scope for
further research in this area.
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